Home | History | Annotate | Download | only in SelectionDAG

Lines Matching defs:BitWidth

246 FunctionLoweringInfo::GetLiveOutRegInfo(unsigned Reg, unsigned BitWidth) {
254   if (BitWidth > LOI->KnownZero.getBitWidth()) {
256     LOI->KnownZero = LOI->KnownZero.zextOrTrunc(BitWidth);
257     LOI->KnownOne = LOI->KnownOne.zextOrTrunc(BitWidth);
279   unsigned BitWidth = IntVT.getSizeInBits();
290     APInt Zero(BitWidth, 0);
297     APInt Val = CI->getValue().zextOrTrunc(BitWidth);
309     const LiveOutInfo *SrcLOI = GetLiveOutRegInfo(SrcReg, BitWidth);
317   assert(DestLOI.KnownZero.getBitWidth() == BitWidth &&
318          DestLOI.KnownOne.getBitWidth() == BitWidth &&
325       APInt Zero(BitWidth, 0);
332       APInt Val = CI->getValue().zextOrTrunc(BitWidth);
346     const LiveOutInfo *SrcLOI = GetLiveOutRegInfo(SrcReg, BitWidth);