Home | History | Annotate | Download | only in ARM

Lines Matching refs:AddComment

242       OutStreamer.AddComment("DW_OP_regx for S register");
245       OutStreamer.AddComment(Twine(SReg));
249         OutStreamer.AddComment("DW_OP_bit_piece 32 32");
254         OutStreamer.AddComment("DW_OP_bit_piece 32 0");
269       OutStreamer.AddComment("DW_OP_regx for Q register: D1");
272       OutStreamer.AddComment("DW_OP_piece 8");
276       OutStreamer.AddComment("DW_OP_regx for Q register: D2");
279       OutStreamer.AddComment("DW_OP_piece 8");
1703       OutStreamer.AddComment("trap");
1715       OutStreamer.AddComment("trap");
1743       OutStreamer.AddComment("eh_setjmp begin");
1801       OutStreamer.AddComment("eh_setjmp end");
1830       OutStreamer.AddComment("eh_setjmp begin");
1879       OutStreamer.AddComment("eh_setjmp end");