Home | History | Annotate | Download | only in ARM

Lines Matching defs:BaseReg

1079                           unsigned BaseReg, bool BaseKill, bool BaseUndef,
1087       .addReg(BaseReg, getKillRegState(BaseKill)|getUndefRegState(BaseUndef));
1093       .addReg(BaseReg, getKillRegState(BaseKill)|getUndefRegState(BaseUndef));
1105     unsigned BaseReg = BaseOp.getReg();
1112     bool Errata602117 = EvenReg == BaseReg && STI->isCortexM3();
1142           .addReg(BaseReg, getKillRegState(BaseKill))
1149           .addReg(BaseReg, getKillRegState(BaseKill))
1173           (TRI->regsOverlap(EvenReg, BaseReg))) {
1174         assert(!TRI->regsOverlap(OddReg, BaseReg));
1177                       BaseReg, false, BaseUndef, false, OffUndef,
1184                       BaseReg, BaseKill, BaseUndef, OffKill, OffUndef,
1196         if (EvenReg == BaseReg)
1200                       BaseReg, false, BaseUndef, false, OffUndef,
1205                       BaseReg, BaseKill, BaseUndef, OffKill, OffUndef,
1471                           unsigned &OddReg, unsigned &BaseReg,
1567                                           unsigned &OddReg, unsigned &BaseReg,
1629   BaseReg = Op0->getOperand(1).getReg();
1729         unsigned BaseReg = 0, PredReg = 0;
1736                                              EvenReg, OddReg, BaseReg,
1751               .addReg(BaseReg);
1765               .addReg(BaseReg);