Home | History | Annotate | Download | only in fpu

Lines Matching refs:shiftCount

261     int8 shiftCount;
263 shiftCount = countLeadingZeros32( aSig ) - 8;
264 *zSigPtr = aSig<<shiftCount;
265 *zExpPtr = 1 - shiftCount;
378 int8 shiftCount;
380 shiftCount = countLeadingZeros32( zSig ) - 1;
381 return roundAndPackFloat32( zSign, zExp - shiftCount, zSig<<shiftCount STATUS_VAR);
443 int8 shiftCount;
445 shiftCount = countLeadingZeros64( aSig ) - 11;
446 *zSigPtr = aSig<<shiftCount;
447 *zExpPtr = 1 - shiftCount;
560 int8 shiftCount;
562 shiftCount = countLeadingZeros64( zSig ) - 1;
563 return roundAndPackFloat64( zSign, zExp - shiftCount, zSig<<shiftCount STATUS_VAR);
615 int8 shiftCount;
617 shiftCount = countLeadingZeros64( aSig );
618 *zSigPtr = aSig<<shiftCount;
619 *zExpPtr = 1 - shiftCount;
839 int8 shiftCount;
846 shiftCount = countLeadingZeros64( zSig0 );
847 shortShift128Left( zSig0, zSig1, shiftCount, &zSig0, &zSig1 );
848 zExp -= shiftCount;
924 int8 shiftCount;
927 shiftCount = countLeadingZeros64( aSig1 ) - 15;
928 if ( shiftCount < 0 ) {
929 *zSig0Ptr = aSig1>>( - shiftCount );
930 *zSig1Ptr = aSig1<<( shiftCount & 63 );
933 *zSig0Ptr = aSig1<<shiftCount;
936 *zExpPtr = - shiftCount - 63;
939 shiftCount = countLeadingZeros64( aSig0 ) - 15;
940 shortShift128Left( aSig0, aSig1, shiftCount, zSig0Ptr, zSig1Ptr );
941 *zExpPtr = 1 - shiftCount;
1099 int8 shiftCount;
1107 shiftCount = countLeadingZeros64( zSig0 ) - 15;
1108 if ( 0 <= shiftCount ) {
1110 shortShift128Left( zSig0, zSig1, shiftCount, &zSig0, &zSig1 );
1114 zSig0, zSig1, 0, - shiftCount, &zSig0, &zSig1, &zSig2 );
1116 zExp -= shiftCount;
1150 int8 shiftCount;
1156 shiftCount = countLeadingZeros32( absA ) + 21;
1158 return packFloat64( zSign, 0x432 - shiftCount, zSig<<shiftCount );
1175 int8 shiftCount;
1181 shiftCount = countLeadingZeros32( absA ) + 32;
1183 return packFloatx80( zSign, 0x403E - shiftCount, zSig<<shiftCount );
1201 int8 shiftCount;
1207 shiftCount = countLeadingZeros32( absA ) + 17;
1209 return packFloat128( zSign, 0x402E - shiftCount, zSig0<<shiftCount, 0 );
1225 int8 shiftCount;
1230 shiftCount = countLeadingZeros64( absA ) - 40;
1231 if ( 0 <= shiftCount ) {
1232 return packFloat32( zSign, 0x95 - shiftCount, absA<<shiftCount );
1235 shiftCount += 7;
1236 if ( shiftCount < 0 ) {
1237 shift64RightJamming( absA, - shiftCount, &absA );
1240 absA <<= shiftCount;
1242 return roundAndPackFloat32( zSign, 0x9C - shiftCount, absA STATUS_VAR );
1249 int8 shiftCount;
1252 shiftCount = countLeadingZeros64( a ) - 40;
1253 if ( 0 <= shiftCount ) {
1254 return packFloat32( 1 > 0, 0x95 - shiftCount, a<<shiftCount );
1257 shiftCount += 7;
1258 if ( shiftCount < 0 ) {
1259 shift64RightJamming( a, - shiftCount, &a );
1262 a <<= shiftCount;
1264 return roundAndPackFloat32( 1 > 0, 0x9C - shiftCount, a STATUS_VAR );
1307 int8 shiftCount;
1312 shiftCount = countLeadingZeros64( absA );
1313 return packFloatx80( zSign, 0x403E - shiftCount, absA<<shiftCount );
1331 int8 shiftCount;
1338 shiftCount = countLeadingZeros64( absA ) + 49;
1339 zExp = 0x406E - shiftCount;
1340 if ( 64 <= shiftCount ) {
1343 shiftCount -= 64;
1349 shortShift128Left( zSig0, zSig1, shiftCount, &zSig0, &zSig1 );
1369 int16 aExp, shiftCount;
1379 shiftCount = 0xAF - aExp;
1382 if ( 0 < shiftCount ) shift64RightJamming( aSig64, shiftCount, &aSig64 );
1400 int16 aExp, shiftCount;
1408 shiftCount = aExp - 0x9E;
1409 if ( 0 <= shiftCount ) {
1421 z = aSig>>( - shiftCount );
1422 if ( (uint32_t) ( aSig<<( shiftCount & 31 ) ) ) {
1443 int16 aExp, shiftCount;
1450 shiftCount = aExp - 0x8E;
1451 if ( 0 <= shiftCount ) {
1466 shiftCount -= 0x10;
1468 z = aSig>>( - shiftCount );
1469 if ( (uint32_t) ( aSig<<( shiftCount & 31 ) ) ) {
1492 int16 aExp, shiftCount;
1500 shiftCount = 0xBE - aExp;
1501 if ( shiftCount < 0 ) {
1511 shift64ExtraRightJamming( aSig64, 0, shiftCount, &aSig64, &aSigExtra );
1529 int16 aExp, shiftCount;
1538 shiftCount = aExp - 0xBE;
1539 if ( 0 <= shiftCount ) {
1554 z = aSig64>>( - shiftCount );
1555 if ( (uint64_t) ( aSig64<<( shiftCount & 63 ) ) ) {
2557 int16 aExp, shiftCount;
2566 shiftCount = 0x42C - aExp;
2567 if ( 0 < shiftCount ) shift64RightJamming( aSig, shiftCount, &aSig );
2585 int16 aExp, shiftCount;
2602 shiftCount = 0x433 - aExp;
2604 aSig >>= shiftCount;
2612 if ( ( aSig<<shiftCount ) != savedASig ) {
2632 int16 aExp, shiftCount;
2652 shiftCount = 0x433 - aExp;
2654 aSig >>= shiftCount;
2664 if ( ( aSig<<shiftCount ) != savedASig ) {
2683 int16 aExp, shiftCount;
2691 shiftCount = 0x433 - aExp;
2692 if ( shiftCount <= 0 ) {
2704 aSig <<= - shiftCount;
2707 shift64ExtraRightJamming( aSig, 0, shiftCount, &aSig, &aSigExtra );
2726 int16 aExp, shiftCount;
2735 shiftCount = aExp - 0x433;
2736 if ( 0 <= shiftCount ) {
2749 z = aSig<<shiftCount;
2756 z = aSig>>( - shiftCount );
2757 if ( (uint64_t) ( aSig<<( shiftCount & 63 ) ) ) {
2835 int8 shiftCount;
2841 shiftCount = countLeadingZeros32( aSig ) - 21;
2842 aSig = aSig << shiftCount;
2843 aExp = -shiftCount;
3834 int32 aExp, shiftCount;
3841 shiftCount = 0x4037 - aExp;
3842 if ( shiftCount <= 0 ) shiftCount = 1;
3843 shift64RightJamming( aSig, shiftCount, &aSig );
3861 int32 aExp, shiftCount;
3876 shiftCount = 0x403E - aExp;
3878 aSig >>= shiftCount;
3886 if ( ( aSig<<shiftCount ) != savedASig ) {
3906 int32 aExp, shiftCount;
3912 shiftCount = 0x403E - aExp;
3913 if ( shiftCount <= 0 ) {
3914 if ( shiftCount ) {
3927 shift64ExtraRightJamming( aSig, 0, shiftCount, &aSig, &aSigExtra );
3946 int32 aExp, shiftCount;
3953 shiftCount = aExp - 0x403E;
3954 if ( 0 <= shiftCount ) {
3968 z = aSig>>( - shiftCount );
3969 if ( (uint64_t) ( aSig<<( shiftCount & 63 ) ) ) {
4869 int32 aExp, shiftCount;
4879 shiftCount = 0x4028 - aExp;
4880 if ( 0 < shiftCount ) shift64RightJamming( aSig0, shiftCount, &aSig0 );
4898 int32 aExp, shiftCount;
4916 shiftCount = 0x402F - aExp;
4918 aSig0 >>= shiftCount;
4926 if ( ( aSig0<<shiftCount ) != savedASig ) {
4946 int32 aExp, shiftCount;
4954 shiftCount = 0x402F - aExp;
4955 if ( shiftCount <= 0 ) {
4967 shortShift128Left( aSig0, aSig1, - shiftCount, &aSig0, &aSig1 );
4970 shift64ExtraRightJamming( aSig0, aSig1, shiftCount, &aSig0, &aSig1 );
4989 int32 aExp, shiftCount;
4998 shiftCount = aExp - 0x402F;
4999 if ( 0 < shiftCount ) {
5014 z = ( aSig0<<shiftCount ) | ( aSig1>>( ( - shiftCount ) & 63 ) );
5015 if ( (uint64_t) ( aSig1<<shiftCount ) ) {
5026 z = aSig0>>( - shiftCount );
5028 || ( shiftCount && (uint64_t) ( aSig0<<( shiftCount & 63 ) ) ) ) {