/external/clang/lib/StaticAnalyzer/Checkers/ |
PointerArithChecker.cpp | 44 const MemRegion *LR = LV.getAsRegion(); 46 if (!LR || !RV.isConstant()) 51 if (isa<VarRegion>(LR) || isa<CodeTextRegion>(LR) || 52 isa<CompoundLiteralRegion>(LR)) {
|
PointerSubChecker.cpp | 47 const MemRegion *LR = LV.getAsRegion(); 50 if (!(LR && RR)) 53 const MemRegion *BaseLR = LR->getBaseRegion();
|
/external/clang/test/PCH/ |
cxx-reference.h | 3 typedef char (&LR); 8 char &lr = c; variable 10 LR &lrlr = c; 11 LR &&rrlr = c;
|
/external/llvm/lib/Target/CellSPU/ |
SPUFrameLowering.h | 27 std::pair<unsigned, int> LR[1]; 69 //! Minimum frame size (enough to spill LR + SP)
|
/packages/apps/Camera/jni/ |
mosaic_renderer_jni.h | 20 const int LR = 0; // Low-resolution mode
|
/packages/apps/LegacyCamera/jni/ |
mosaic_renderer_jni.h | 20 const int LR = 0; // Low-resolution mode
|
/external/valgrind/main/coregrind/m_dispatch/ |
dispatch-s390x-linux.S | 52 #undef LR 53 #define LR S390_REGNO_LINK_REGISTER 135 cannot possibly modify the LR. How else would it be able to return 136 to the location in the LR otherwise? */ 137 basr LR,0 190 will return to the beginning of this loop start by issuing br LR. 204 bras LR,innermost_loop 296 br LR 341 basr LR,%r11
|
/frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm11/vc/m4p2/src/ |
armVCM4P2_DecodeVLCZigzag_AC_unsafe_s.s | 92 LR RN 14 112 M_STR LR,pLinkRegister ;// Store Link Register on Stack 114 MOV LR,#0 118 STM pDst!,{temp2,temp1,Last,LR} 120 STM pDst!,{temp2,temp1,Last,LR} 122 STM pDst!,{temp2,temp1,Last,LR} 124 STM pDst!,{temp2,temp1,Last,LR} 126 STM pDst!,{temp2,temp1,Last,LR} 128 STM pDst!,{temp2,temp1,Last,LR} 130 STM pDst!,{temp2,temp1,Last,LR} [all...] |
omxVCM4P2_DecodePadMV_PVOP_s.s | 123 LR RN 14
|
/frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/m4p2/src/ |
armVCM4P2_DecodeVLCZigzag_AC_unsafe_s.s | 92 LR RN 14 112 M_STR LR,pLinkRegister ;// Store Link Register on Stack 114 MOV LR,#0 118 STM pDst!,{temp2,temp1,Last,LR} 120 STM pDst!,{temp2,temp1,Last,LR} 122 STM pDst!,{temp2,temp1,Last,LR} 124 STM pDst!,{temp2,temp1,Last,LR} 126 STM pDst!,{temp2,temp1,Last,LR} 128 STM pDst!,{temp2,temp1,Last,LR} 130 STM pDst!,{temp2,temp1,Last,LR} [all...] |
omxVCM4P2_DecodePadMV_PVOP_s.s | 123 LR RN 14
|
/external/nist-sip/java/gov/nist/javax/sip/address/ |
NetObject.java | 57 protected static final String LR = "lr";
|
/external/llvm/lib/CodeGen/ |
ExecutionDepsFix.cpp | 578 const LiveReg &LR = LiveRegs[rx]; 580 if (!LR.Value->getCommonDomains(available)) { 588 if (LR.Def < i->Def) { 590 Regs.insert(i, LR); 594 Regs.push_back(LR);
|
RegAllocFast.cpp | 221 void RAFast::addKillFlag(const LiveReg &LR) { 222 if (!LR.LastUse) return; 223 MachineOperand &MO = LR.LastUse->getOperand(LR.LastOpNum); 224 if (MO.isUse() && !LR.LastUse->isRegTiedToDefOperand(LR.LastOpNum)) { 225 if (MO.getReg() == LR.PhysReg) 228 LR.LastUse->addRegisterKilled(LR.PhysReg, TRI, true); 265 LiveReg &LR = *LRI [all...] |
/external/llvm/lib/Target/PowerPC/ |
PPCFrameLowering.cpp | 293 // Check if the link register (LR) must be saved. 451 MachineLocation LRSrc(isPPC64 ? PPC::LR8 : PPC::LR); 491 if (Reg == PPC::LR || Reg == PPC::LR8 || Reg == PPC::RM) continue; 536 // Check if the link register (LR) has been saved. 720 /// MustSaveLR - Return true if this function requires that we save the LR 723 static bool MustSaveLR(const MachineFunction &MF, unsigned LR) { 726 // We need a save/restore of LR if there is any def of LR (which is 728 // some use of the LR stack slot (e.g. for builtin_return_address). 729 // (LR comes in 32 and 64 bit versions. [all...] |
/system/core/libpixelflinger/codeflinger/ |
ARMAssemblerInterface.h | 52 LR = R14, 60 LIST(SP), LIST(LR), LIST(PC),
|
/external/llvm/include/llvm/ADT/ |
ImmutableSet.h | 504 TreeTy *LR = getRight(L); 506 if (getHeight(LL) >= getHeight(LR)) 507 return createNode(LL, L, createNode(LR,V,R)); 509 assert(!isEmpty(LR) && "LR cannot be empty because it has a height >= 1"); 511 TreeTy *LRL = getLeft(LR); 512 TreeTy *LRR = getRight(LR); 514 return createNode(createNode(LL,L,LRL), LR, createNode(LRR,V,R)); [all...] |
/external/llvm/lib/Analysis/ |
ValueTracking.cpp | 665 Value *LR = LU->getOperand(1); 668 L = LR; 669 else if (LR == I) [all...] |
/external/opencv/ml/src/ |
mlboost.cpp | 579 // LR - ... primary split sends to the left and the surrogate split sends to the right 584 double LL = 0, RL = 0, LR, RR; 599 LR = (sum_abs - sum)*0.5; 602 // LR of them are sent to the left by primary split, and RR - to the right. 603 // now iteratively compute LL, LR, RL and RR for every possible surrogate split value. 612 LL += w; LR -= w; 622 if( RL + LR > best_val && sorted[i].val + epsilon < sorted[i+1].val ) 624 best_val = RL + LR; 644 // LR - ... primary split sends to the left and the surrogate split sends to the right [all...] |
mltree.cpp | [all...] |
/libcore/luni/src/test/java/libcore/java/util/ |
EnumSetTest.java | 106 AM, CM, BK, CF, ES, FM, MD, NO, LR, RF, DB, SG, BH, HS, MT, DS, RG, CN, UUT, UUQ, UUP, UUH,
|
/external/qemu/tcg/ppc/ |
tcg-target.c | 385 #define LR SPR(8, 0) 502 tcg_out32 (s, MTSPR | RS (arg) | LR); 924 tcg_out32 (s, MFSPR | RT (0) | LR); 954 tcg_out32 (s, MTSPR | RS (0) | LR); [all...] |
/external/qemu/tcg/ppc64/ |
tcg-target.c | 377 #define LR SPR(8, 0) 509 tcg_out32 (s, MTSPR | RS (arg) | LR); 873 + 8 /* LR */ 890 tcg_out32 (s, MFSPR | RT (0) | LR); 922 tcg_out32 (s, MTSPR | RS (0) | LR); [all...] |
/external/clang/lib/Serialization/ |
ASTReader.cpp | 135 StringRef LR = L[0], RR = R[0].Data; 140 if (LR.size() == RR.size()) { 142 if (LR != RR) 153 LR = L[LI]; 155 } else if (LR.size() < RR.size()) { 157 if (!RR.startswith(LR)) 161 RR = RR.substr(LR.size()); 162 LR = L[LI]; 165 if (!LR.startswith(RR)) 169 LR = LR.substr(RR.size()) [all...] |
/external/llvm/lib/CodeGen/SelectionDAG/ |
DAGCombiner.cpp | [all...] |