HomeSort by relevance Sort by last modified time
    Searched defs:pSrcDst (Results 1 - 15 of 15) sorted by null

  /frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm11/vc/m4p2/src/
omxVCM4P2_QuantInvInter_I_s.s 31 ; * [in] pSrcDst pointer to the input (quantized) intra/inter block. Must be 16-byte aligned.
40 ; * [out] pSrcDst pointer to the output (dequantized) intra/inter block. Must be 16-byte aligned.
45 ; * - If pSrcDst is NULL or is not 16-byte aligned.
63 pSrcDst RN 0
82 LDRD tempVal21,[pSrcDst] ;// Loads first two values of pSrcDst to tempVal21,
121 LDRD tempVal21,[pSrcDst,#8] ;// Load next four Values to tempVal21,tempVal43
130 STRD Result1,[pSrcDst],#8 ;// Store Double words and increment the pointer to point the next store address
omxVCM4P2_QuantInvIntra_I_s.s 32 ; * [in] pSrcDst pointer to the input (quantized) intra/inter block. Must be 16-byte aligned.
41 ; * [out] pSrcDst pointer to the output (dequantized) intra/inter block. Must be 16-byte aligned.
46 ; * - If pSrcDst is NULL or is not 16-byte aligned.
67 pSrcDst RN 0
109 LDRH temp,[pSrcDst]
116 LDRD tempVal21,[pSrcDst] ;// Loads first two values of pSrcDst to tempVal21,
157 LDRD tempVal21,[pSrcDst,#8] ;// Load next four Values to tempVal21,tempVal43
166 STRD Result1,[pSrcDst],#8 ;// Store Double words and increment the pointer to point the next store address
172 SUB pSrcDst,pSrcDst,#12
    [all...]
omxVCM4P2_PredictReconCoefIntra_s.s 26 ; * [in] pSrcDst pointer to the coefficient buffer which contains the
48 ; * [out] pSrcDst pointer to the coefficient buffer which contains
56 ; * - At least one of the pointers is NULL: pSrcDst, pPredBufRow, or pPredBufCol.
59 ; * - At least one of the pointers pSrcDst, pPredBufRow, or pPredBufCol is not
82 pSrcDst RN 0
176 LDRH temp,[pSrcDst] ;// temp=pSrcDst[0]
178 ADD temp,temp,tempPred ;// temp=pSrcDst[0]+tempPred
181 SMULBB temp1,temp,dcScaler ;// temp1=clipped(pSrcDst[0])*dcScaler
183 STRH temp,[pSrcDst]
    [all...]
  /frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/m4p2/src/
omxVCM4P2_QuantInvInter_I_s.s 31 ; * [in] pSrcDst pointer to the input (quantized) intra/inter block. Must be 16-byte aligned.
40 ; * [out] pSrcDst pointer to the output (dequantized) intra/inter block. Must be 16-byte aligned.
45 ; * - If pSrcDst is NULL or is not 16-byte aligned.
62 pSrcDst RN 0
109 VLD1 {dCoeff0,dCoeff1},[pSrcDst] ;// Load first 8 values to Coeff0,Coeff1
147 VST1 {dResult0,dResult1},[pSrcDst]! ;// Store the result
149 VLD1 {dCoeff0,dCoeff1},[pSrcDst]
omxVCM4P2_QuantInvIntra_I_s.s 32 ; * [in] pSrcDst pointer to the input (quantized) intra/inter block. Must be 16-byte aligned.
41 ; * [out] pSrcDst pointer to the output (dequantized) intra/inter block. Must be 16-byte aligned.
46 ; * - If pSrcDst is NULL or is not 16-byte aligned.
66 pSrcDst RN 0
136 LDRH temp,[pSrcDst]
150 VLD1 {dCoeff0,dCoeff1},[pSrcDst] ;// Load first 8 values to Coeff0,Coeff1
188 VST1 {dResult0,dResult1},[pSrcDst]! ;// Store the result
190 VLD1 {dCoeff0,dCoeff1},[pSrcDst]
195 SUB pSrcDst,pSrcDst,#12
    [all...]
omxVCM4P2_PredictReconCoefIntra_s.s 26 ; * [in] pSrcDst pointer to the coefficient buffer which contains the
48 ; * [out] pSrcDst pointer to the coefficient buffer which contains
56 ; * - At least one of the pointers is NULL: pSrcDst, pPredBufRow, or pPredBufCol.
59 ; * - At least one of the pointers pSrcDst, pPredBufRow, or pPredBufCol is not
78 pSrcDst RN 0
199 LDRH temp,[pSrcDst] ;// temp=pSrcDst[0]
200 ADD temp,temp,tempPred ;// temp=pSrcDst[0]+tempPred
202 SMULBB dcColBuffCoeff,temp,dcScaler ;// temp1=clipped(pSrcDst[0])*dcScaler
240 VLD1 {dtemp0,dtemp1},[pSrcDst] ;//Loading pSrcDst[i] : i=0 to
    [all...]
  /frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm11/vc/m4p10/src/
omxVCM4P10_DequantTransformResidualFromPairAndAdd_s.s 38 pSrcDst RN 0
86 LDMIA pSrcDst,{SrcDst00,SrcDst02,SrcDst10,SrcDst12,SrcDst20,SrcDst22,SrcDst30,SrcDst32}
108 ;// Then the product pSrcDst[i] * (pVRow[armVCM4P10_PosToVCol4x4[i]] << Shift) is calculated
119 SMULTB temp1,SrcDst00,rowLuma23 ;// pSrcDst[1] * (pVRow[2]<<Shift)
120 SMULBB SrcDst00,SrcDst00,rowLuma01 ;// pSrcDst[0] * (pVRow[0]<<Shift)
122 SMULTB temp2,SrcDst02,rowLuma23 ;// pSrcDst[3] * (pVRow[2]<<Shift)
123 SMULBB SrcDst02,SrcDst02,rowLuma01 ;// pSrcDst[2] * (pVRow[0]<<Shift)
129 SMULTT temp1,SrcDst10,rowLuma01 ;// pSrcDst[5] * (pVRow[1]<<Shift)
130 SMULBB SrcDst10,SrcDst10,rowLuma23 ;// pSrcDst[4] * (pVRow[2]<<Shift)
133 SMULTT temp2,SrcDst12,rowLuma01 ;// pSrcDst[7] * (pVRow[1]<<Shift
    [all...]
omxVCM4P10_FilterDeblockingChroma_HorEdge_I_s.s 28 pSrcDst RN 0
omxVCM4P10_FilterDeblockingChroma_VerEdge_I_s.s 29 pSrcDst RN 0
omxVCM4P10_FilterDeblockingLuma_HorEdge_I_s.s 33 pSrcDst RN 0
omxVCM4P10_FilterDeblockingLuma_VerEdge_I_s.s 31 pSrcDst RN 0
  /frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/m4p10/src/
omxVCM4P10_FilterDeblockingChroma_HorEdge_I_s.s 30 pSrcDst RN 0
100 SUB pSrcDst, pSrcDst, srcdstStep, LSL #1 ;?
101 SUB pSrcDst, pSrcDst, srcdstStep
121 VLD1 dP_2, [pSrcDst], srcdstStep
123 VLD1 dP_1, [pSrcDst], srcdstStep
125 VLD1 dP_0, [pSrcDst], srcdstStep
127 VLD1 dQ_0, [pSrcDst], srcdstStep
129 VLD1 dQ_1, [pSrcDst], srcdstSte
    [all...]
omxVCM4P10_FilterDeblockingChroma_VerEdge_I_s.s 29 pSrcDst RN 0
116 SUB pSrcDst, pSrcDst, #4
141 ADD pTmp, pSrcDst, srcdstStep
145 VLD1 dRow0, [pSrcDst], step
148 VLD1 dRow2, [pSrcDst], step
150 VLD1 dRow4, [pSrcDst], step
152 VLD1 dRow6, [pSrcDst], step
216 SUB pSrcDst, pSrcDst, srcdstStep, LSL #
    [all...]
omxVCM4P10_FilterDeblockingLuma_HorEdge_I_s.s 28 pSrcDst RN 0
162 SUB pSrcDst, pSrcDst, srcdstStep, LSL #2
185 ADD pTmp, pSrcDst, srcdstStep
189 VLD1 dP_3, [pSrcDst], step
191 VLD1 dP_1, [pSrcDst], step
193 VLD1 dQ_0, [pSrcDst], step
197 VLD1 dQ_2, [pSrcDst], srcdstStep
216 VLD1 dQ_3, [pSrcDst]
226 SUB pSrcDst, pSrcDst, srcdstStep, LSL #
    [all...]
omxVCM4P10_FilterDeblockingLuma_VerEdge_I_s.s 28 pSrcDst RN 0
208 SUB pSrcDst, pSrcDst, #4
236 ADD pTmp, pSrcDst, srcdstStep
237 VLD1 dRow0, [pSrcDst], pTmpStep
239 VLD1 dRow2, [pSrcDst], pTmpStep
242 VLD1 dRow4, [pSrcDst], pTmpStep
245 VLD1 dRow6, [pSrcDst], pTmpStep
264 SUB pSrcDst, pSrcDst, srcdstStep, LSL #
    [all...]

Completed in 488 milliseconds