/external/llvm/lib/Target/X86/ |
X86Subtarget.h | 45 NoMMXSSE, MMX, SSE1, SSE2, SSE3, SSSE3, SSE41, SSE42, AVX, AVX2 63 /// X86SSELevel - MMX, SSE1, SSE2, SSE3, SSSE3, SSE41, SSE42, or 195 bool hasSSE3() const { return X86SSELevel >= SSE3; }
|
X86Subtarget.cpp | 195 if (ECX & 0x1) { X86SSELevel = SSE3; ToggleFeature(X86::FeatureSSE3); }
|
/external/v8/src/ |
v8globals.h | 434 SSE3 = 32 + 0, // x86
|
/external/clang/lib/Basic/ |
Targets.cpp | [all...] |
/external/v8/src/ia32/ |
code-stubs-ia32.h | 164 use_sse3_ = CpuFeatures::IsSupported(SSE3);
|
assembler-ia32.cc | [all...] |
assembler-ia32.h | 463 if (f == SSE3 && !FLAG_enable_sse3) return false; 925 // The fisttp instructions require SSE3. [all...] |
lithium-codegen-ia32.cc | [all...] |
lithium-ia32.cc | [all...] |
stub-cache-ia32.cc | [all...] |
code-stubs-ia32.cc | 684 CpuFeatures::Scope scope(SSE3); [all...] |
/external/oprofile/events/x86-64/family10/ |
unit_masks | 68 0x04 SSE instructions (SSE, SSE2, SSE3, and SSE4A)
|
/external/v8/src/x64/ |
assembler-x64.h | 441 // if (CpuFeatures::IsSupported(SSE3)) { 442 // CpuFeatures::Scope fscope(SSE3); 443 // // Generate SSE3 floating point code. 457 if (f == SSE3 && !FLAG_enable_sse3) return false; [all...] |
assembler-x64.cc | [all...] |