HomeSort by relevance Sort by last modified time
    Searched refs:instruction (Results 401 - 425 of 448) sorted by null

<<1112131415161718

  /external/proguard/src/proguard/evaluation/
Processor.java 27 import proguard.classfile.instruction.*;
28 import proguard.classfile.instruction.visitor.InstructionVisitor;
550 throw new IllegalArgumentException("Unknown simple instruction ["+simpleInstruction.opcode+"]");
629 throw new IllegalArgumentException("Unknown constant pool instruction ["+constantInstruction.opcode+"]");
731 // given instruction offset variable (even though there may
741 throw new IllegalArgumentException("Unknown variable instruction ["+variableInstruction.opcode+"]");
    [all...]
  /external/qemu/distrib/sdl-1.2.12/src/hermes/
mmxp2_32.asm 267 ; instruction. cool huh.
  /external/smali/smali/src/main/antlr3/org/jf/smali/
smaliTreeWalker.g 528 throw new SemanticException(input, $I_METHOD, "A non-abstract/non-native method must have at least 1 instruction");
837 statements[int totalMethodRegisters, int methodParameterRegisters] returns[List<Instruction> instructions, int maxOutRegisters]
840 $instructions = new LinkedList<Instruction>();
843 : ^(I_STATEMENTS (instruction[$totalMethodRegisters, $methodParameterRegisters, $instructions]
846 if ($maxOutRegisters < $instruction.outRegisters) {
847 $maxOutRegisters = $instruction.outRegisters;
    [all...]
  /external/valgrind/main/none/tests/arm/
v6intThumb.c 15 /* test macros to generate and output the result of a single instruction */
19 #define TESTINST1(instruction, RD, cvin) \
26 instruction ";" \
34 instruction, out, \
47 #define TESTINST1x(instruction, RDval, RD, cvin) \
55 instruction ";" \
63 instruction, out, \
74 #define TESTINST2(instruction, RMval, RD, RM, cvin) \
86 instruction ";" \
94 instruction, out, RMval,
    [all...]
v6media.c 17 /* test macros to generate and output the result of a single instruction */
18 #define TESTINST2(instruction, RMval, RD, RM, carryin) \
30 instruction ";" \
38 instruction, out, RMval, \
50 #define TESTINST3(instruction, RMval, RNval, RD, RM, RN, carryin) \
59 instruction ";" \
67 instruction, out, RMval, RNval, \
79 #define TESTINST4(instruction, RMval, RNval, RSval, RD, RM, RN, RS, carryin) \
89 instruction ";" \
97 instruction, out, RMval, RNval, RSval,
    [all...]
  /dalvik/vm/mterp/x86/
footer.S 33 * having difficulty translating a Dalvik instruction. We must skip
49 * Return to the interpreter to handle a single instruction.
53 * rPC <= Dalvik PC of this instruction
54 * OUT_ARG0+4(%esp) <= Dalvik PC of next instruction
425 GOTO_NEXT_R %ecx # jump to next instruction
466 * Common code for handling a return instruction
524 * and start executing at the next instruction.
594 * out of the interpreter), continue with whatever the next instruction
  /external/libvpx/examples/includes/PHP-SmartyPants-1.5.1e/
smartypants.php 664 '(?s:<\?.*?\?>)|'. # processing instruction
  /external/proguard/src/proguard/optimize/
Optimizer.java 28 import proguard.classfile.instruction.visitor.*;
    [all...]
  /external/v8/src/arm/
disasm-arm.cc 28 // A Disassembler object is used to disassemble a block of code instruction by
29 // instruction. The default implementation of the NameConverter object can be
88 // Writes one disassembled instruction into 'buffer' (0-terminated).
89 // Returns the length of the disassembled machine instruction in bytes.
90 int InstructionDecode(byte* instruction);
104 int FormatVFPRegister(Instruction* instr, const char* format);
105 void PrintMovwMovt(Instruction* instr);
106 int FormatVFPinstruction(Instruction* instr, const char* format);
107 void PrintCondition(Instruction* instr);
108 void PrintShiftRm(Instruction* instr)
    [all...]
  /external/eclipse-basebuilder/basebuilder-3.6.2/org.eclipse.releng.basebuilder/plugins/org.apache.ant_1.7.1.v20090120-1145/lib/
ant-jsch.jar 
  /external/oprofile/events/x86-64/family11h/
events 63 # Instruction Cache events
64 event:0x80 counters:0,1,2,3 um:zero minimum:500 name:INSTRUCTION_CACHE_FETCHES : Instruction cache fetches
65 event:0x81 counters:0,1,2,3 um:zero minimum:500 name:INSTRUCTION_CACHE_MISSES : Instruction cache misses
66 event:0x82 counters:0,1,2,3 um:zero minimum:500 name:INSTRUCTION_CACHE_REFILLS_FROM_L2 : Instruction cache refills from L2
67 event:0x83 counters:0,1,2,3 um:zero minimum:500 name:INSTRUCTION_CACHE_REFILLS_FROM_SYSTEM : Instruction cache refills from system
70 event:0x86 counters:0,1,2,3 um:zero minimum:500 name:PIPELINE_RESTART_DUE_TO_INSTRUCTION_STREAM_PROBE : Pipeline restart due to instruction stream probe
71 event:0x87 counters:0,1,2,3 um:zero minimum:500 name:INSTRUCTION_FETCH_STALL : Instruction fetch stall
  /external/oprofile/events/x86-64/hammer/
events 63 # Instruction Cache events
64 event:0x80 counters:0,1,2,3 um:zero minimum:500 name:INSTRUCTION_CACHE_FETCHES : Instruction cache fetches
65 event:0x81 counters:0,1,2,3 um:zero minimum:500 name:INSTRUCTION_CACHE_MISSES : Instruction cache misses
66 event:0x82 counters:0,1,2,3 um:zero minimum:500 name:INSTRUCTION_CACHE_REFILLS_FROM_L2 : Instruction cache refills from L2
67 event:0x83 counters:0,1,2,3 um:zero minimum:500 name:INSTRUCTION_CACHE_REFILLS_FROM_SYSTEM : Instruction cache refills from system
70 event:0x86 counters:0,1,2,3 um:zero minimum:500 name:PIPELINE_RESTART_DUE_TO_INSTRUCTION_STREAM_PROBE : Pipeline restart due to instruction stream probe
71 event:0x87 counters:0,1,2,3 um:zero minimum:500 name:INSTRUCTION_FETCH_STALL : Instruction fetch stall
  /external/v8/src/
lithium-allocator.cc 432 // Order of instruction's processing (see ProcessInstructions) guarantees
822 // the instruction end.
829 // Handle fixed input operands of second instruction.
840 // of the instruction.
859 // Handle "output same as input" for second instruction.
880 // instruction will include the output operand (whose value at the
881 // beginning of the instruction is equal to the input operand). If
882 // this is not desired, then the pointer map at this instruction needs
1449 LOsrEntry* instruction = LOsrEntry::cast(instrs->at(index)); local
    [all...]
hydrogen.cc 491 // node is a control instruction.
662 void HBasicBlock::FinishExit(HControlInstruction* instruction) {
663 Finish(instruction);
7967 HInstruction* instruction = current->first(); local
    [all...]
hydrogen.h 123 void FinishExit(HControlInstruction* instruction);
136 // instruction and updating the bailout environment.
186 // Instruction indices into the lithium code stream.
581 // have already been inserted in the instruction stream (or not need to
586 // Add a hydrogen instruction to the instruction stream (recording an
588 // the instruction as value.
970 template <class Instruction> HInstruction* PreProcessCall(Instruction* call);
    [all...]
  /external/llvm/examples/OCaml-Kaleidoscope/Chapter7/
codegen.ml 15 (* Create an alloca instruction in the entry block of the function. This
  /external/antlr/antlr-3.4/runtime/Python/antlr3/
streams.py 1036 machine instruction streams (programs) operating on a single input tape. :)
1063 You can also have multiple "instruction streams" and get multiple
1064 rewrites from a single pass over the input. Just name the instruction
1096 Rollback the instruction stream for a program so that
1097 the indicated instruction (via instructionIndex) is no
    [all...]
  /external/flac/libFLAC/ppc/as/
lpc_asm.s 307 ; instruction caching
  /external/flac/libFLAC/ppc/gas/
lpc_asm.s 309 # instruction caching
  /external/eclipse-basebuilder/basebuilder-3.6.2/org.eclipse.releng.basebuilder/plugins/
org.eclipse.equinox.p2.metadata.repository_1.1.0.v20100513.jar 
org.eclipse.equinox.p2.metadata_2.0.0.v20100601.jar 
  /external/eclipse-basebuilder/basebuilder-3.6.2/org.eclipse.releng.basebuilder/plugins/org.eclipse.pde.build_3.6.1.R36x_v20100823/lib/
pdebuild-ant.jar 
  /external/libvpx/vp8/common/arm/neon/
sixtappredict16x16_neon.asm 25 ;Note: To take advantage of 8-bit mulplication instruction in NEON. First apply abs() to
  /external/qemu/
arm-dis.c 0 /* Instruction printing code for the ARM
106 %A print address for ldc/stc/ldf/stf instruction
110 %F print the COUNT field of a LFM/SFM instruction.
117 %<bitfield>k print immediate for VFPv3 conversion instruction
138 %Z print the Immediate of a WSHUFH instruction.
143 %r print register offset address for wldt/wstr instruction
    [all...]
  /external/eclipse-basebuilder/basebuilder-3.6.2/org.eclipse.releng.basebuilder/plugins/org.eclipse.jdt.debug_3.6.1.v20100715_r361/
jdimodel.jar 

Completed in 1587 milliseconds

<<1112131415161718