Home | History | Annotate | Download | only in SelectionDAG

Lines Matching defs:RR

2408   SDValue LL, LR, RL, RR, CC0, CC1;
2564 if (isSetCCEquivalent(N0, LL, LR, CC0) && isSetCCEquivalent(N1, RL, RR, CC1)){
2568 if (LR == RR && isa<ConstantSDNode>(LR) && Op0 == Op1 &&
2593 if (LL == RR && LR == RL) {
2595 std::swap(RL, RR);
2597 if (LL == RL && LR == RR) {
3007 SDValue LL, LR, RL, RR, CC0, CC1;
3064 if (isSetCCEquivalent(N0, LL, LR, CC0) && isSetCCEquivalent(N1, RL, RR, CC1)){
3068 if (LR == RR && isa<ConstantSDNode>(LR) && Op0 == Op1 &&
3090 if (LL == RR && LR == RL) {
3092 std::swap(RL, RR);
3094 if (LL == RL && LR == RR) {