HomeSort by relevance Sort by last modified time
    Searched defs:CondCode (Results 1 - 10 of 10) sorted by null

  /external/llvm/lib/Target/XCore/
XCoreInstrInfo.cpp 32 enum CondCode {
130 static XCore::CondCode GetCondFromBranchOpc(unsigned BrOpc)
143 static inline unsigned GetCondBranchFromCond(XCore::CondCode CC)
154 static inline XCore::CondCode GetOppositeBranchCondition(XCore::CondCode CC)
214 XCore::CondCode BranchCode = GetCondFromBranchOpc(LastInst->getOpcode());
236 XCore::CondCode BranchCode = GetCondFromBranchOpc(SecondLastOpc);
290 unsigned Opc = GetCondBranchFromCond((XCore::CondCode)Cond[0].getImm());
299 unsigned Opc = GetCondBranchFromCond((XCore::CondCode)Cond[0].getImm());
404 Cond[0].setImm(GetOppositeBranchCondition((XCore::CondCode)Cond[0].getImm()))
    [all...]
  /external/llvm/lib/Target/MBlaze/
MBlazeInstrInfo.h 39 enum CondCode {
89 inline static unsigned GetCondBranchFromCond(CondCode CC) {
103 // CondCode GetOppositeBranchCondition(MBlaze::CondCode CC);
106 inline static const char *MBlazeFCCToString(MBlaze::CondCode CC) {
  /external/llvm/lib/Target/Mips/Disassembler/
MipsDisassembler.cpp 437 int CondCode = Insn & 0xf;
438 Inst.addOperand(MCOperand::CreateImm(CondCode));
  /external/llvm/lib/Target/Mips/InstPrinter/
MipsInstPrinter.h 33 enum CondCode {
73 const char *MipsFCCToString(Mips::CondCode CC);
  /external/llvm/lib/Target/X86/
X86InstrInfo.h 32 enum CondCode {
62 unsigned GetCondBranchFromCond(CondCode CC);
66 CondCode GetOppositeBranchCondition(X86::CondCode CC);
X86ISelLowering.cpp     [all...]
  /external/llvm/lib/Target/PowerPC/
PPCISelDAGToDAG.cpp 101 SDValue SelectCC(SDValue LHS, SDValue RHS, ISD::CondCode CC, DebugLoc dl);
463 ISD::CondCode CC, DebugLoc dl) {
560 static PPC::Predicate getPredicateForSetCC(ISD::CondCode CC) {
594 static unsigned getCRIdxForSetCC(ISD::CondCode CC, bool &Invert, int &Other) {
627 ISD::CondCode CC = cast<CondCodeSDNode>(N->getOperand(2))->get();
    [all...]
  /external/llvm/include/llvm/CodeGen/
ISDOpcodes.h 60 BasicBlock, VALUETYPE, CONDCODE, Register, RegisterMask,
711 /// ISD::CondCode enum - These are ordered carefully to make the bitfields
    [all...]
  /external/llvm/lib/Target/ARM/
ARMBaseInstrInfo.cpp     [all...]
ARMISelLowering.cpp     [all...]

Completed in 162 milliseconds