/external/llvm/include/llvm/CodeGen/ |
ISDOpcodes.h | 389 FP_TO_SINT, [all...] |
/external/llvm/lib/Target/Hexagon/ |
HexagonISelLowering.cpp | [all...] |
/external/llvm/lib/Target/CellSPU/ |
SPUISelLowering.cpp | 333 setOperationAction(ISD::FP_TO_SINT, MVT::i8, Promote); 335 setOperationAction(ISD::FP_TO_SINT, MVT::i16, Promote); 339 setOperationAction(ISD::FP_TO_SINT, MVT::i32, Custom); 341 setOperationAction(ISD::FP_TO_SINT, MVT::i64, Expand); 343 setOperationAction(ISD::FP_TO_SINT, MVT::i128, Expand); 391 setOperationAction(ISD::FP_TO_SINT, MVT::i64, Custom); 394 // To take advantage of the above i64 FP_TO_SINT, promote i32 FP_TO_UINT [all...] |
/external/llvm/lib/CodeGen/SelectionDAG/ |
LegalizeFloatTypes.cpp | 587 case ISD::FP_TO_SINT: Res = SoftenFloatOp_FP_TO_SINT(N); break; 734 assert(LC != RTLIB::UNKNOWN_LIBCALL && "Unsupported FP_TO_SINT!"); [all...] |
SelectionDAGDumper.cpp | 226 case ISD::FP_TO_SINT: return "fp_to_sint";
|
LegalizeVectorTypes.cpp | 83 case ISD::FP_TO_SINT: 519 case ISD::FP_TO_SINT: [all...] |
LegalizeDAG.cpp | [all...] |
LegalizeVectorOps.cpp | 205 case ISD::FP_TO_SINT:
|
LegalizeIntegerTypes.cpp | 97 case ISD::FP_TO_SINT: 357 // not Legal, check to see if we can use FP_TO_SINT instead. (If both UINT 362 TLI.isOperationLegalOrCustom(ISD::FP_TO_SINT, NVT)) 363 NewOpc = ISD::FP_TO_SINT; [all...] |
FastISel.cpp | [all...] |
SelectionDAGBuilder.cpp | [all...] |
SelectionDAG.cpp | [all...] |
DAGCombiner.cpp | [all...] |
/external/llvm/lib/Target/NVPTX/ |
NVPTXISelLowering.cpp | 210 // is used to determine the action, while for FP_TO_UINT and FP_TO_SINT, 225 setOperationAction(ISD::FP_TO_SINT, MVT::v2i32, Expand); 226 setOperationAction(ISD::FP_TO_SINT, MVT::v4i32, Expand); [all...] |
/external/llvm/lib/Target/Sparc/ |
SparcISelLowering.cpp | 725 setOperationAction(ISD::FP_TO_SINT, MVT::i32, Custom); [all...] |
/external/llvm/lib/Target/PowerPC/ |
PPCISelLowering.cpp | 189 // PowerPC turns FP_TO_SINT into FCTIWZ and some load/stores. 190 setOperationAction(ISD::FP_TO_SINT, MVT::i32, Custom); 280 setOperationAction(ISD::FP_TO_SINT, MVT::i64, Custom); [all...] |
/external/llvm/lib/Target/X86/ |
X86ISelLowering.cpp | 288 setOperationAction(ISD::FP_TO_SINT , MVT::i64 , Custom); 291 // Promote i1/i8 FP_TO_SINT to larger FP_TO_SINTS's, as X86 doesn't have 293 setOperationAction(ISD::FP_TO_SINT , MVT::i1 , Promote); 294 setOperationAction(ISD::FP_TO_SINT , MVT::i8 , Promote); 297 setOperationAction(ISD::FP_TO_SINT , MVT::i16 , Promote); 299 setOperationAction(ISD::FP_TO_SINT , MVT::i32 , Custom); 301 setOperationAction(ISD::FP_TO_SINT , MVT::i16 , Custom); 302 setOperationAction(ISD::FP_TO_SINT , MVT::i32 , Custom); [all...] |
/external/llvm/lib/Target/ARM/ |
ARMISelLowering.cpp | 111 setOperationAction(ISD::FP_TO_SINT, VT, Custom); 116 setOperationAction(ISD::FP_TO_SINT, VT, Expand); 539 setOperationAction(ISD::FP_TO_SINT, MVT::v4i16, Custom); 555 setTargetDAGCombine(ISD::FP_TO_SINT); [all...] |