/external/llvm/include/llvm/CodeGen/ |
ISDOpcodes.h | 195 /// SDIVREM/UDIVREM - Divide two integers and produce both a quotient and 197 SDIVREM, UDIVREM, [all...] |
/external/llvm/lib/CodeGen/SelectionDAG/ |
SelectionDAGDumper.cpp | 166 case ISD::SDIVREM: return "sdivrem";
|
LegalizeDAG.cpp | [all...] |
DAGCombiner.cpp | [all...] |
/external/llvm/lib/Target/CellSPU/ |
SPUISelLowering.cpp | 182 setOperationAction(ISD::SDIVREM, MVT::i8, Expand); 188 setOperationAction(ISD::SDIVREM, MVT::i16, Expand); 194 setOperationAction(ISD::SDIVREM, MVT::i32, Expand); 200 setOperationAction(ISD::SDIVREM, MVT::i64, Expand); 206 setOperationAction(ISD::SDIVREM, MVT::i128, Expand); [all...] |
/external/llvm/lib/Target/MSP430/ |
MSP430ISelLowering.cpp | 158 setOperationAction(ISD::SDIVREM, MVT::i8, Expand); 164 setOperationAction(ISD::SDIVREM, MVT::i16, Expand); [all...] |
/external/llvm/lib/Target/Hexagon/ |
HexagonISelLowering.cpp | [all...] |
/external/llvm/lib/Target/MBlaze/ |
MBlazeISelLowering.cpp | 103 setOperationAction(ISD::SDIVREM, MVT::i32, Expand); [all...] |
/external/llvm/lib/Target/Mips/ |
MipsISelLowering.cpp | 292 setTargetDAGCombine(ISD::SDIVREM); 507 unsigned opc = N->getOpcode() == ISD::SDIVREM ? MipsISD::DivRem : 772 case ISD::SDIVREM: [all...] |
/external/llvm/lib/Target/Sparc/ |
SparcISelLowering.cpp | 721 setOperationAction(ISD::SDIVREM, MVT::i32, Expand); [all...] |
/external/llvm/lib/Target/X86/ |
X86ISelDAGToDAG.cpp | [all...] |
X86ISelLowering.cpp | [all...] |
/external/llvm/lib/Target/PowerPC/ |
PPCISelLowering.cpp | 122 // Don't use SMUL_LOHI/UMUL_LOHI or SDIVREM/UDIVREM to lower SREM/UREM. 128 setOperationAction(ISD::SDIVREM, MVT::i32, Expand); 130 setOperationAction(ISD::SDIVREM, MVT::i64, Expand); 356 setOperationAction(ISD::SDIVREM, VT, Expand); [all...] |
/external/llvm/lib/Target/ARM/ |
ARMISelLowering.cpp | 646 setOperationAction(ISD::SDIVREM, MVT::i32, Expand); [all...] |