HomeSort by relevance Sort by last modified time
    Searched refs:d7 (Results 1 - 25 of 141) sorted by null

1 2 3 4 5 6

  /frameworks/compile/libbcc/runtime/lib/arm/
extendsfdf2vfp.S 21 fcvtds d7, s15 // convert single to double
22 fmrrd r0, r1, d7 // return result in r0/r1 pair
fixdfsivfp.S 20 fmdrr d7, r0, r1 // load double register from R0/R1
21 ftosizd s15, d7 // convert double to 32-bit int into s15
fixunsdfsivfp.S 21 fmdrr d7, r0, r1 // load double register from R0/R1
22 ftouizd s15, d7 // convert double to 32-bit int into s15
floatsidfvfp.S 21 fsitod d7, s15 // convert 32-bit int in s15 to double in d7
22 fmrrd r0, r1, d7 // move d7 to result register pair r0/r1
floatunssidfvfp.S 21 fuitod d7, s15 // convert 32-bit int in s15 to double in d7
22 fmrrd r0, r1, d7 // move d7 to result register pair r0/r1
truncdfsf2vfp.S 20 fmdrr d7, r0, r1 // load double from r0/r1 pair
21 fcvtsd s15, d7 // convert double to single (trucate precision)
adddf3vfp.S 20 fmdrr d7, r2, r3 // move second param from r2/r3 pair into d7
21 faddd d6, d6, d7
divdf3vfp.S 20 fmdrr d7, r2, r3 // move second param from r2/r3 pair into d7
21 fdivd d5, d6, d7
eqdf2vfp.S 21 fmdrr d7, r2, r3 // load r2/r3 pair in double register
22 fcmpd d6, d7
gedf2vfp.S 21 fmdrr d7, r2, r3 // load r2/r3 pair in double register
22 fcmpd d6, d7
gtdf2vfp.S 21 fmdrr d7, r2, r3 // load r2/r3 pair in double register
22 fcmpd d6, d7
ledf2vfp.S 21 fmdrr d7, r2, r3 // load r2/r3 pair in double register
22 fcmpd d6, d7
ltdf2vfp.S 21 fmdrr d7, r2, r3 // load r2/r3 pair in double register
22 fcmpd d6, d7
muldf3vfp.S 20 fmdrr d7, r2, r3 // move second param from r2/r3 pair into d7
21 fmuld d6, d6, d7
nedf2vfp.S 21 fmdrr d7, r2, r3 // load r2/r3 pair in double register
22 fcmpd d6, d7
subdf3vfp.S 20 fmdrr d7, r2, r3 // move second param from r2/r3 pair into d7
21 fsubd d6, d6, d7
unorddf2vfp.S 21 fmdrr d7, r2, r3 // load r2/r3 pair in double register
22 fcmpd d6, d7
  /external/qemu/distrib/sdl-1.2.15/src/video/ataricommon/
SDL_ataric2p.S 50 moveml d2-d7/a2-a6,sp@-
80 movel d1,d7
81 lsrl #4,d7
82 eorl d0,d7
83 andl d4,d7
84 eorl d7,d0
85 lsll #4,d7
86 eorl d7,d1
88 movel d3,d7
89 lsrl #4,d7
    [all...]
  /external/compiler-rt/lib/arm/
extendsfdf2vfp.S 23 vcvt.f64.f32 d7, s15 // convert single to double
24 vmov r0, r1, d7 // return result in r0/r1 pair
fixdfsivfp.S 22 vmov d7, r0, r1 // load double register from R0/R1
23 vcvt.s32.f64 s15, d7 // convert double to 32-bit int into s15
fixunsdfsivfp.S 23 vmov d7, r0, r1 // load double register from R0/R1
24 vcvt.u32.f64 s15, d7 // convert double to 32-bit int into s15
floatsidfvfp.S 23 vcvt.f64.s32 d7, s15 // convert 32-bit int in s15 to double in d7
24 vmov r0, r1, d7 // move d7 to result register pair r0/r1
floatunssidfvfp.S 23 vcvt.f64.u32 d7, s15 // convert 32-bit int in s15 to double in d7
24 vmov r0, r1, d7 // move d7 to result register pair r0/r1
truncdfsf2vfp.S 22 vmov d7, r0, r1 // load double from r0/r1 pair
23 vcvt.f32.f64 s15, d7 // convert double to single (trucate precision)
adddf3vfp.S 22 vmov d7, r2, r3 // move second param from r2/r3 pair into d7
23 vadd.f64 d6, d6, d7

Completed in 135 milliseconds

1 2 3 4 5 6