| /dalvik/vm/mterp/c/ |
| OP_SHL_INT.cpp | 1 HANDLE_OP_SHX_INT(OP_SHL_INT, "shl", (s4), <<)
|
| OP_SHL_INT_2ADDR.cpp | 1 HANDLE_OP_SHX_INT_2ADDR(OP_SHL_INT_2ADDR, "shl", (s4), <<)
|
| OP_SHL_INT_LIT8.cpp | 1 HANDLE_OP_SHX_INT_LIT8(OP_SHL_INT_LIT8, "shl", (s4), <<)
|
| OP_SHR_INT.cpp | 1 HANDLE_OP_SHX_INT(OP_SHR_INT, "shr", (s4), >>)
|
| OP_SHR_INT_2ADDR.cpp | 1 HANDLE_OP_SHX_INT_2ADDR(OP_SHR_INT_2ADDR, "shr", (s4), >>)
|
| OP_SHR_INT_LIT8.cpp | 1 HANDLE_OP_SHX_INT_LIT8(OP_SHR_INT_LIT8, "shr", (s4), >>)
|
| OP_CONST_4.cpp | 3 s4 tmp;
6 tmp = (s4) (INST_B(inst) << 28) >> 28; // sign extend 4-bit value
7 ILOGV("|const/4 v%d,#0x%02x", vdst, (s4)tmp);
|
| OP_DOUBLE_TO_INT.cpp | 2 double, _DOUBLE, s4, _INT)
|
| OP_FLOAT_TO_INT.cpp | 2 float, _FLOAT, s4, _INT)
|
| OP_GOTO_32.cpp | 3 s4 offset = FETCH(1); /* low-order 16 bits */
4 offset |= ((s4) FETCH(2)) << 16; /* high-order 16 bits */
|
| OP_GOTO_16.cpp | 3 s4 offset = (s2) FETCH(1); /* sign-extend next code unit */
|
| OP_NEW_ARRAY.cpp | 5 s4 length;
13 vdst, vsrc1, ref, (s4) GET_REGISTER(vsrc1));
14 length = (s4) GET_REGISTER(vsrc1);
|
| OP_FILL_ARRAY_DATA.cpp | 4 s4 offset;
9 offset = FETCH(1) | (((s4) FETCH(2)) << 16);
|
| OP_PACKED_SWITCH.cpp | 5 s4 offset;
8 offset = FETCH(1) | (((s4) FETCH(2)) << 16);
|
| OP_SPARSE_SWITCH.cpp | 5 s4 offset;
8 offset = FETCH(1) | (((s4) FETCH(2)) << 16);
|
| /dalvik/vm/compiler/codegen/x86/ |
| NcgHelper.h | 21 s4 dvmNcgHandlePackedSwitch(const s4*, s4, u2, s4);
22 s4 dvmNcgHandleSparseSwitch(const s4*, u2, s4);
23 s4 dvmJitHandlePackedSwitch(const s4*, s4, u2, s4)
[all...] |
| NcgHelper.cpp | 29 s4 dvmNcgHandlePackedSwitch(const s4* entries, s4 firstKey, u2 size, s4 testVal)
47 s4 dvmJitHandlePackedSwitch(const s4* entries, s4 firstKey, u2 size, s4 testVal)
67 s4 dvmNcgHandleSparseSwitch(const s4* keys, u2 size, s4 testVal
[all...] |
| /external/clang/test/SemaCXX/ |
| elaborated-type-specifier.cpp | 22 void test_elab2(struct S4 *s4); // expected-note{{'NS::S4' declared here}}
25 void X::test_elab2(S4 *s4) { } // expected-note{{passing argument to parameter 's4' here}}
29 struct S4 *s4 = 0; local
30 x.test_elab2(s4); // expected-error{{cannot initialize a parameter of type 'NS::S4 *' with an lvalue of type 'struct S4 *'}
38 S4 *s4; \/\/ expected-error{{unknown type name 'S4'; did you mean 'NS::S4'?}} local
[all...] |
| /dalvik/docs/ |
| porting-proto.c.txt | 33 typedef int32_t s4;
38 s4 iadd32(s4 x, s4 y) { return x + y; }
43 s4 isub32(s4 x, s4 y) { return x - y; }
48 s4 irsub32lit8(s4 x) { return 25 - x; }
50 s4 imul32(s4 x, s4 y) { return x * y;
[all...] |
| /external/clang/test/Sema/ |
| pragma-pack-5.c | 39 struct s4 { struct
44 extern int check[sizeof(struct s4) == 4 ? 1 : -1];
45 extern int check[offsetof(struct s4, f3) == 2 ? 1 : -1];
|
| arm-layout.c | 44 struct s4 { struct
48 check(s4_size, sizeof(struct s4) == 4);
49 check(s4_align, __alignof(struct s4) == 4);
51 check(s4_size, sizeof(struct s4) == 1);
52 check(s4_align, __alignof(struct s4) == 1);
|
| /dalvik/vm/interp/ |
| InterpDefs.h | 62 extern "C" s4 dvmInterpHandlePackedSwitch(const u2* switchData, s4 testVal);
63 extern "C" s4 dvmInterpHandleSparseSwitch(const u2* switchData, s4 testVal);
109 * Construct an s4 from two consecutive half-words of switch data.
116 static inline s4 s4FromSwitchData(const void* switchData) {
117 return *(s4*) switchData;
120 static inline s4 s4FromSwitchData(const void* switchData) {
122 return data[0] | (((s4) data[1]) << 16);
|
| /external/clang/test/CodeGen/ |
| x86_32-arguments-win32.c | 27 struct s4 { struct
31 struct s4 f4_1(void) { while (1) {} }
|
| /frameworks/av/media/libstagefright/codecs/amrnb/common/src/ |
| residu.cpp | 209 Word32 s4; local
223 s4 = 0x0000800L;
235 s4 += ((Word32) * (p_coef--) * *(p_input4++));
239 s4 += ((Word32) * (p_coef--) * *(p_input4++));
245 s4 += (((Word32) * (p_coef)) * *(p_input4));
250 *(p_residual_ptr--) = (Word16)(s4 >> 12);
|
| /external/llvm/test/MC/ARM/ |
| vfp4.s | 9 @ ARM: vfma.f32 s2, s4, s0 @ encoding: [0x00,0x1a,0xa2,0xee]
10 @ THUMB: vfma.f32 s2, s4, s0 @ encoding: [0xa2,0xee,0x00,0x1a]
11 @ THUMB_V7EM: vfma.f32 s2, s4, s0 @ encoding: [0xa2,0xee,0x00,0x1a]
12 vfma.f32 s2, s4, s0
26 @ ARM: vfnma.f32 s2, s4, s0 @ encoding: [0x40,0x1a,0x92,0xee]
27 @ THUMB: vfnma.f32 s2, s4, s0 @ encoding: [0x92,0xee,0x40,0x1a]
28 @ THUMB_V7EM: vfnma.f32 s2, s4, s0 @ encoding: [0x92,0xee,0x40,0x1a]
29 vfnma.f32 s2, s4, s0
35 @ ARM: vfms.f32 s2, s4, s0 @ encoding: [0x40,0x1a,0xa2,0xee]
36 @ THUMB: vfms.f32 s2, s4, s0 @ encoding: [0xa2,0xee,0x40,0x1a
[all...] |
