Home | History | Annotate | Download | only in analysis

Lines Matching full:curidx

24 static bool processInstruction(VerifierData* vdata, u4 curIdx,
27 static void dumpLiveState(const VerifierData* vdata, u4 curIdx,
173         u4 curIdx = workBlock->lastAddr;
175             if (!processInstruction(vdata, curIdx, workBits))
179                 dumpLiveState(vdata, curIdx + 0x8000, workBits);
182             if (dvmInsnIsGcPoint(insnFlags, curIdx)) {
183                 BitVector* lineBits = vdata->registerLines[curIdx].liveRegs;
185                     lineBits = vdata->registerLines[curIdx].liveRegs =
191             if (curIdx == workBlock->firstAddr)
193             assert(curIdx >= backwardWidth[curIdx]);
194             curIdx -= backwardWidth[curIdx];
201             dumpLiveState(vdata, curIdx, workBits);
219                     curIdx, pred->lastAddr, pred->changed);
799  * "curIdx" is for display only.
801 static void dumpLiveState(const VerifierData* vdata, u4 curIdx,
822     ALOGI("0x%04x %s", curIdx, regChars);