Home | History | Annotate | Download | only in SelectionDAG

Lines Matching defs:RR

2431   SDValue LL, LR, RL, RR, CC0, CC1;
2599 if (isSetCCEquivalent(N0, LL, LR, CC0) && isSetCCEquivalent(N1, RL, RR, CC1)){
2603 if (LR == RR && isa<ConstantSDNode>(LR) && Op0 == Op1 &&
2628 if (LL == RR && LR == RL) {
2630 std::swap(RL, RR);
2632 if (LL == RL && LR == RR) {
3045 SDValue LL, LR, RL, RR, CC0, CC1;
3114 if (isSetCCEquivalent(N0, LL, LR, CC0) && isSetCCEquivalent(N1, RL, RR, CC1)){
3118 if (LR == RR && isa<ConstantSDNode>(LR) && Op0 == Op1 &&
3140 if (LL == RR && LR == RL) {
3142 std::swap(RL, RR);
3144 if (LL == RL && LR == RR) {