Home | History | Annotate | Download | only in ARM

Lines Matching refs:SR

450         for (MCSuperRegIterator SR(Reg, TRI); SR.isValid(); ++SR) {
451 if (!ARM::DPRRegClass.contains(*SR))
453 bool Lane0 = TRI->getSubReg(*SR, ARM::ssub_0) == Reg;
454 O << ARMInstPrinter::getRegisterName(*SR) << (Lane0 ? "[0]" : "[1]");