Home | History | Annotate | Download | only in ARM

Lines Matching defs:BaseReg

1077                           unsigned BaseReg, bool BaseKill, bool BaseUndef,
1085       .addReg(BaseReg, getKillRegState(BaseKill)|getUndefRegState(BaseUndef));
1091       .addReg(BaseReg, getKillRegState(BaseKill)|getUndefRegState(BaseUndef));
1103     unsigned BaseReg = BaseOp.getReg();
1110     bool Errata602117 = EvenReg == BaseReg && STI->isCortexM3();
1140           .addReg(BaseReg, getKillRegState(BaseKill))
1147           .addReg(BaseReg, getKillRegState(BaseKill))
1171           (TRI->regsOverlap(EvenReg, BaseReg))) {
1172         assert(!TRI->regsOverlap(OddReg, BaseReg));
1175                       BaseReg, false, BaseUndef, false, OffUndef,
1180                       BaseReg, BaseKill, BaseUndef, OffKill, OffUndef,
1191         if (EvenReg == BaseReg)
1195                       BaseReg, false, BaseUndef, false, OffUndef,
1200                       BaseReg, BaseKill, BaseUndef, OffKill, OffUndef,
1466                           unsigned &OddReg, unsigned &BaseReg,
1562                                           unsigned &OddReg, unsigned &BaseReg,
1624   BaseReg = Op0->getOperand(1).getReg();
1724         unsigned BaseReg = 0, PredReg = 0;
1731                                              EvenReg, OddReg, BaseReg,
1746               .addReg(BaseReg);
1760               .addReg(BaseReg);