Home | History | Annotate | Download | only in MCTargetDesc

Lines Matching refs:Fixups

55                                SmallVectorImpl<MCFixup> &Fixups) const;
57 SmallVectorImpl<MCFixup> &Fixups) const;
59 SmallVectorImpl<MCFixup> &Fixups) const;
61 SmallVectorImpl<MCFixup> &Fixups) const;
63 SmallVectorImpl<MCFixup> &Fixups) const;
65 SmallVectorImpl<MCFixup> &Fixups) const;
67 SmallVectorImpl<MCFixup> &Fixups) const;
69 SmallVectorImpl<MCFixup> &Fixups) const;
74 SmallVectorImpl<MCFixup> &Fixups) const;
79 SmallVectorImpl<MCFixup> &Fixups) const;
81 SmallVectorImpl<MCFixup> &Fixups) const {
82 uint64_t Bits = getBinaryCodeForInstr(MI, Fixups);
115 SmallVectorImpl<MCFixup> &Fixups) const {
117 if (MO.isReg() || MO.isImm()) return getMachineOpValue(MI, MO, Fixups);
120 Fixups.push_back(MCFixup::Create(0, MO.getExpr(),
130 Fixups.push_back(MCFixup::Create(0, MO2.getExpr(),
137 SmallVectorImpl<MCFixup> &Fixups) const {
139 if (MO.isReg() || MO.isImm()) return getMachineOpValue(MI, MO, Fixups);
142 Fixups.push_back(MCFixup::Create(0, MO.getExpr(),
148 SmallVectorImpl<MCFixup> &Fixups) const {
150 if (MO.isReg() || MO.isImm()) return getMachineOpValue(MI, MO, Fixups);
153 Fixups.push_back(MCFixup::Create(0, MO.getExpr(),
159 SmallVectorImpl<MCFixup> &Fixups) const {
161 if (MO.isReg() || MO.isImm()) return getMachineOpValue(MI, MO, Fixups);
164 Fixups.push_back(MCFixup::Create(0, MO.getExpr(),
170 SmallVectorImpl<MCFixup> &Fixups) const {
174 unsigned RegBits = getMachineOpValue(MI, MI.getOperand(OpNo+1), Fixups) << 16;
178 return (getMachineOpValue(MI, MO, Fixups) & 0xFFFF) | RegBits;
182 Fixups.push_back(MCFixup::Create(0, MO.getExpr(),
185 Fixups.push_back(MCFixup::Create(0, MO.getExpr(),
192 SmallVectorImpl<MCFixup> &Fixups) const {
196 unsigned RegBits = getMachineOpValue(MI, MI.getOperand(OpNo+1), Fixups) << 14;
200 return (getMachineOpValue(MI, MO, Fixups) & 0x3FFF) | RegBits;
204 Fixups.push_back(MCFixup::Create(0, MO.getExpr(),
207 Fixups.push_back(MCFixup::Create(0, MO.getExpr(),
214 SmallVectorImpl<MCFixup> &Fixups) const {
216 if (MO.isReg()) return getMachineOpValue(MI, MO, Fixups);
221 Fixups.push_back(MCFixup::Create(0, MO.getExpr(),
228 SmallVectorImpl<MCFixup> &Fixups) const {
240 SmallVectorImpl<MCFixup> &Fixups) const {