HomeSort by relevance Sort by last modified time
    Searched refs:EXTRACT_SUBREG (Results 1 - 9 of 9) sorted by null

  /external/llvm/include/llvm/Target/
TargetOpcodes.h 37 /// EXTRACT_SUBREG - This instruction takes two operands: a register
41 EXTRACT_SUBREG = 6,
  /external/llvm/lib/CodeGen/
ExpandPostRAPseudos.cpp 218 case TargetOpcode::EXTRACT_SUBREG:
  /external/llvm/lib/CodeGen/SelectionDAG/
ResourcePriorityQueue.cpp 264 case TargetOpcode::EXTRACT_SUBREG:
304 case TargetOpcode::EXTRACT_SUBREG:
InstrEmitter.cpp 471 if (Opc == TargetOpcode::EXTRACT_SUBREG) {
472 // EXTRACT_SUBREG is lowered as %dst = COPY %src:sub. There are no
488 // r1026 = extract_subreg r1025, 4
507 // Create the extract_subreg machine instruction.
557 llvm_unreachable("Node is not insert_subreg, extract_subreg, or subreg_to_reg");
694 if (Opc == TargetOpcode::EXTRACT_SUBREG ||
    [all...]
ScheduleDAGRRList.cpp     [all...]
SelectionDAG.cpp     [all...]
  /external/llvm/lib/Target/Hexagon/
HexagonMachineScheduler.cpp 53 case TargetOpcode::EXTRACT_SUBREG:
105 case TargetOpcode::EXTRACT_SUBREG:
  /external/llvm/lib/Target/ARM/
ARMISelDAGToDAG.cpp     [all...]
  /external/llvm/lib/Target/AArch64/
AArch64ISelLowering.cpp     [all...]

Completed in 295 milliseconds