HomeSort by relevance Sort by last modified time
    Searched refs:fpr (Results 1 - 25 of 28) sorted by null

1 2

  /external/webkit/Source/JavaScriptCore/dfg/
DFGNonSpeculativeJIT.h 117 if (!info.needsSpill() || (info.fpr() == exclude))
120 boxDouble(info.fpr(), canTrample);
155 if (info.fpr() == exclude)
167 unboxDouble(canTrample, info.fpr());
180 for (FPRReg fpr = fpr0; fpr < numberOfFPRs; next(fpr)) {
181 VirtualRegister name = m_fprs.name(fpr);
195 for (FPRReg fpr = fpr0; fpr < numberOfFPRs; next(fpr))
    [all...]
DFGJITCodeGenerator.cpp 126 FPRReg fpr = fprAllocate(); local
128 m_jit.movePtrToDouble(reg, JITCompiler::fprToRegisterID(fpr));
131 m_fprs.retain(fpr, virtualRegister, SpillOrderDouble);
132 info.fillDouble(fpr);
133 return fpr;
164 FPRReg fpr = fprAllocate(); local
168 JITCompiler::FPRegisterID fpReg = JITCompiler::fprToRegisterID(fpr);
189 m_fprs.retain(fpr, virtualRegister, SpillOrderDouble);
190 info.fillDouble(fpr);
191 return fpr;
196 FPRReg fpr = fprAllocate(); local
214 FPRReg fpr = unboxDouble(gpr); local
224 FPRReg fpr = info.fpr(); local
288 FPRReg fpr = info.fpr(); local
414 FPRReg fpr = info.fpr(); local
    [all...]
DFGGenerationInfo.h 109 void initDouble(NodeIndex nodeIndex, uint32_t useCount, FPRReg fpr)
116 u.fpr = fpr;
154 FPRReg fpr() { ASSERT(m_registerFormat == DataFormatDouble); return u.fpr; } function in class:JSC::DFG::GenerationInfo
205 void fillDouble(FPRReg fpr)
208 u.fpr = fpr;
231 FPRReg fpr; member in union:JSC::DFG::GenerationInfo::__anon17529
DFGJITCompiler.cpp 42 // This method used to fill a numeric value to a FPR when linking speculative -> non-speculative.
43 void JITCompiler::fillNumericToDouble(NodeIndex nodeIndex, FPRReg fpr, GPRReg temporary)
51 movePtrToDouble(tempReg, fprToRegisterID(fpr));
57 movePtrToDouble(tempReg, fprToRegisterID(fpr));
60 convertInt32ToDouble(tempReg, fprToRegisterID(fpr));
146 for (FPRReg fpr = fpr0; fpr < numberOfFPRs; next(fpr)) {
147 NodeIndex nodeIndex = check.m_fprInfo[fpr];
153 moveDoubleToPtr(fprToRegisterID(fpr), regT0)
    [all...]
DFGNonSpeculativeJIT.cpp 50 for (FPRReg fpr = fpr0; fpr < numberOfFPRs; next(fpr)) {
51 VirtualRegister virtualRegister = jit->m_fprs.name(fpr);
55 m_fprInfo[fpr] = info.nodeIndex();
57 m_fprInfo[fpr] = NoNode;
61 void NonSpeculativeJIT::valueToNumber(JSValueOperand& operand, FPRReg fpr)
67 JITCompiler::FPRegisterID fpReg = JITCompiler::fprToRegisterID(fpr);
81 silentSpillAllRegisters(fpr, jsValueGpr);
86 silentFillAllRegisters(fpr);
    [all...]
DFGJITCodeGenerator.h 75 // lock and unlock GPR & FPR registers.
112 // Allocate a gpr/fpr.
124 FPRReg fpr = m_fprs.allocate(spillMe); local
127 return fpr;
159 GPRReg boxDouble(FPRReg fpr, GPRReg gpr)
161 JITCompiler::FPRegisterID fpReg = JITCompiler::fprToRegisterID(fpr);
167 FPRReg unboxDouble(GPRReg gpr, FPRReg fpr)
170 JITCompiler::FPRegisterID fpReg = JITCompiler::fprToRegisterID(fpr);
173 return fpr;
175 GPRReg boxDouble(FPRReg fpr)
818 FPRReg fpr() function in class:JSC::DFG::DoubleOperand
935 FPRReg fpr() const function in class:JSC::DFG::FPRTemporary
    [all...]
DFGSpeculativeJIT.cpp 157 for (FPRReg fpr = fpr0; fpr < numberOfFPRs; next(fpr)) {
158 VirtualRegister virtualRegister = jit->m_fprs.name(fpr);
162 m_fprInfo[fpr] = info.nodeIndex();
164 m_fprInfo[fpr] = NoNode;
  /external/guava/guava-tests/test/com/google/common/hash/
BloomFilterTest.java 22 for (double fpr = 0.0000001; fpr < 0.1; fpr *= 10) {
24 checkSanity(BloomFilter.create(HashTestUtils.BAD_FUNNEL, expectedInsertions, fpr));
  /bionic/libc/kernel/arch-mips/asm/
processor.h 40 fpureg_t fpr[NUM_FPU_REGS]; member in struct:mips_fpu_struct
79 #define INIT_THREAD { .reg16 = 0, .reg17 = 0, .reg18 = 0, .reg19 = 0, .reg20 = 0, .reg21 = 0, .reg22 = 0, .reg23 = 0, .reg29 = 0, .reg30 = 0, .reg31 = 0, .cp0_status = 0, .fpu = { .fpr = {0,}, .fcr31 = 0, }, FPAFF_INIT .dsp = { .dspr = {0, }, .dspcontrol = 0, }, .cp0_badvaddr = 0, .cp0_baduaddr = 0, .error_code = 0, .trap_no = 0, .irix_trampoline = 0, .irix_oldctx = 0, }
  /development/ndk/platforms/android-9/arch-mips/include/asm/
processor.h 40 fpureg_t fpr[NUM_FPU_REGS]; member in struct:mips_fpu_struct
79 #define INIT_THREAD { .reg16 = 0, .reg17 = 0, .reg18 = 0, .reg19 = 0, .reg20 = 0, .reg21 = 0, .reg22 = 0, .reg23 = 0, .reg29 = 0, .reg30 = 0, .reg31 = 0, .cp0_status = 0, .fpu = { .fpr = {0,}, .fcr31 = 0, }, FPAFF_INIT .dsp = { .dspr = {0, }, .dspcontrol = 0, }, .cp0_badvaddr = 0, .cp0_baduaddr = 0, .error_code = 0, .trap_no = 0, .irix_trampoline = 0, .irix_oldctx = 0, }
  /prebuilts/ndk/8/platforms/android-14/arch-mips/usr/include/asm/
processor.h 40 fpureg_t fpr[NUM_FPU_REGS]; member in struct:mips_fpu_struct
79 #define INIT_THREAD { .reg16 = 0, .reg17 = 0, .reg18 = 0, .reg19 = 0, .reg20 = 0, .reg21 = 0, .reg22 = 0, .reg23 = 0, .reg29 = 0, .reg30 = 0, .reg31 = 0, .cp0_status = 0, .fpu = { .fpr = {0,}, .fcr31 = 0, }, FPAFF_INIT .dsp = { .dspr = {0, }, .dspcontrol = 0, }, .cp0_badvaddr = 0, .cp0_baduaddr = 0, .error_code = 0, .trap_no = 0, .irix_trampoline = 0, .irix_oldctx = 0, }
  /prebuilts/ndk/8/platforms/android-9/arch-mips/usr/include/asm/
processor.h 40 fpureg_t fpr[NUM_FPU_REGS]; member in struct:mips_fpu_struct
79 #define INIT_THREAD { .reg16 = 0, .reg17 = 0, .reg18 = 0, .reg19 = 0, .reg20 = 0, .reg21 = 0, .reg22 = 0, .reg23 = 0, .reg29 = 0, .reg30 = 0, .reg31 = 0, .cp0_status = 0, .fpu = { .fpr = {0,}, .fcr31 = 0, }, FPAFF_INIT .dsp = { .dspr = {0, }, .dspcontrol = 0, }, .cp0_badvaddr = 0, .cp0_baduaddr = 0, .error_code = 0, .trap_no = 0, .irix_trampoline = 0, .irix_oldctx = 0, }
  /external/kernel-headers/original/asm-mips/
processor.h 91 fpureg_t fpr[NUM_FPU_REGS]; member in struct:mips_fpu_struct
181 .fpr = {0,}, \
  /external/libffi/src/mips/
ffi.c 642 * as well). FPR is a pointer to the area where floating point
658 double *fpr)
691 avaluep[i] = ((char *) &fpr[i]) + sizeof (float);
694 avaluep[i] = (char *) &fpr[i];
758 ffi_arg *fpr)
776 fpp = (char *)(argn >= 8 ? ar + argn : fpr + argn);
796 * arguments. FPR is a pointer to the area where floating point
811 ffi_arg *fpr)
844 ffi_arg *argp = argn >= 8 ? ar + argn : fpr + argn;
904 argn, 0, ar, fpr);
    [all...]
  /external/libffi/src/powerpc/
linux64_closure.S 60 # + 16 bytes retval area + 13*8 bytes fpr save area + round to 16
64 # next save fpr 1 to fpr 13
90 # now load up the pointer to the saved fpr registers */
ppc_closure.S 58 # next save fpr 1 to fpr 8 (aligned to 8)
79 # now load up the pointer to the saved fpr registers */
  /external/qemu/
gdbstub.c 647 stfq_p(mem_buf, env->fpr[n-32]);
685 env->fpr[n-32] = ldfq_p(mem_buf);
749 GET_REG32(*((uint32_t *)&env->fpr[n - 32]));
766 GET_REG32(*((uint32_t *)&env->fpr[n - 32]));
772 val = (uint64_t)*((uint32_t *)&env->fpr[(n - 64) * 2 + 32]) << 32;
773 val |= *((uint32_t *)&env->fpr[(n - 64) * 2 + 33]);
813 *((uint32_t *)&env->fpr[n - 32]) = tmp;
831 env->fpr[n] = ldfl_p(mem_buf);
835 *((uint32_t *)&env->fpr[(n - 64) * 2 + 32]) = tmp >> 32;
836 *((uint32_t *)&env->fpr[(n - 64) * 2 + 33]) = tmp
    [all...]
  /external/libffi/src/sparc/
ffi.c 540 void *rvalue, unsigned long *gpr, double *fpr)
582 (char *) &fpr[argn]);
599 avalue[i] = ((char *) &fpr[argn]) - arg_types[i]->size;
  /prebuilts/gcc/linux-x86/host/i686-linux-glibc2.7-4.4.3/sysroot/usr/include/asm/
kvm.h 119 __u8 fpr[8][16]; member in struct:kvm_fpu
  /prebuilts/gcc/linux-x86/host/i686-linux-glibc2.7-4.6/sysroot/usr/include/asm/
kvm.h 119 __u8 fpr[8][16]; member in struct:kvm_fpu
  /prebuilts/gcc/linux-x86/host/x86_64-linux-glibc2.7-4.6/sysroot/usr/include/asm/
kvm.h 119 __u8 fpr[8][16]; member in struct:kvm_fpu
  /external/qemu/android/config/linux-x86/asm/
kvm.h 130 __u8 fpr[8][16]; member in struct:kvm_fpu
  /external/qemu/android/config/linux-x86_64/asm/
kvm.h 130 __u8 fpr[8][16]; member in struct:kvm_fpu
  /external/qemu/target-mips/
machine.c 35 qemu_put_be64s(f, &fpu->fpr[i].d);
182 qemu_get_be64s(f, &fpu->fpr[i].d);
cpu.h 73 fpr_t fpr[32]; member in struct:CPUMIPSFPUContext

Completed in 1038 milliseconds

1 2