HomeSort by relevance Sort by last modified time
    Searched full:predicable (Results 1 - 24 of 24) sorted by null

  /external/llvm/test/MC/ARM/
thumb2-diagnostics.s 19 @ CHECK-ERRORS: error: instructions in IT block must be predicable
diagnostics.s 194 @ CHECK-ERRORS: error: instruction 'setend' is not predicable, but condition code specified
  /external/llvm/lib/Target/Hexagon/
HexagonPeephole.cpp 229 // (most cases of predicable instructions).
HexagonInstrInfo.cpp     [all...]
  /external/llvm/include/llvm/MC/
MCInstrDesc.h 117 Predicable,
280 return Flags & (1 << MCID::Predicable);
  /external/llvm/lib/CodeGen/
IfConversion.cpp 85 /// diamond shape), its size, whether it's predicable, and whether any
625 /// the block is predicable. In most cases, that means all the instructions
628 /// If so, the block is not predicable unless it's the last instruction.
691 // A conditional branch is not predicable, but it may be eliminated.
702 // still potentially predicable.
    [all...]
EarlyIfConversion.cpp 11 // predicable instructions. The goal is to eliminate conditional branches that
  /external/llvm/lib/Target/ARM/
README-Thumb.txt 230 We need to make (some of the) Thumb1 instructions predicable. That will allow
ARMISelLowering.h 48 CALL_PRED, // Function call that's predicable.
ARMInstrFormats.td 395 // Almost all ARM instructions are predicable.
410 // A few are not predicable
    [all...]
ARMFastISel.cpp 266 // If the machine is predicable go ahead and add the predicate operands, if
277 // we're not predicable but add it anyways.
    [all...]
ARMInstrThumb2.td 547 /// binary operation that produces a value. These are predicable and can be
782 /// bit. It's not predicable.
    [all...]
ARMInstrInfo.td     [all...]
ARMISelLowering.cpp     [all...]
  /external/llvm/include/llvm/CodeGen/
MachineInstr.h 405 // If it's a bundle than all bundled instructions must be predicable for this
407 return hasProperty(MCID::Predicable, Type);
    [all...]
  /external/llvm/utils/TableGen/
InstrInfoEmitter.cpp 330 if (Inst.isPredicable) OS << "|(1<<MCID::Predicable)";
  /external/llvm/lib/Target/ARM/Disassembler/
ARMDisassembler.cpp 437 // definitions with Thumb2 where these instructions are predicable.
449 // definitions with Thumb2 where these instructions are predicable.
461 // definitions with Thumb2 where these instructions are predicable.
713 // encodings between ARM and Thumb modes, and they are predicable in ARM
    [all...]
  /external/llvm/include/llvm/Target/
Target.td 352 bit isPredicable = 0; // Is this instruction predicable?
    [all...]
  /prebuilts/gcc/darwin-x86/arm/arm-eabi-4.6/lib/gcc/arm-eabi/4.6.x-google/plugin/include/
rtl.def     [all...]
  /prebuilts/gcc/darwin-x86/arm/arm-linux-androideabi-4.6/lib/gcc/arm-linux-androideabi/4.6.x-google/plugin/include/
rtl.def     [all...]
  /prebuilts/gcc/linux-x86/arm/arm-eabi-4.6/lib/gcc/arm-eabi/4.6.x-google/plugin/include/
rtl.def     [all...]
  /prebuilts/gcc/linux-x86/arm/arm-linux-androideabi-4.6/lib/gcc/arm-linux-androideabi/4.6.x-google/plugin/include/
rtl.def     [all...]
  /external/llvm/lib/Target/ARM/AsmParser/
ARMAsmParser.cpp     [all...]
  /prebuilts/sdk/tools/linux/
libLLVM.so 

Completed in 393 milliseconds