Home | History | Annotate | Download | only in SelectionDAG

Lines Matching refs:BitWidth

245 FunctionLoweringInfo::GetLiveOutRegInfo(unsigned Reg, unsigned BitWidth) {
253   if (BitWidth > LOI->KnownZero.getBitWidth()) {
255     LOI->KnownZero = LOI->KnownZero.zextOrTrunc(BitWidth);
256     LOI->KnownOne = LOI->KnownOne.zextOrTrunc(BitWidth);
278   unsigned BitWidth = IntVT.getSizeInBits();
289     APInt Zero(BitWidth, 0);
296     APInt Val = CI->getValue().zextOrTrunc(BitWidth);
308     const LiveOutInfo *SrcLOI = GetLiveOutRegInfo(SrcReg, BitWidth);
316   assert(DestLOI.KnownZero.getBitWidth() == BitWidth &&
317          DestLOI.KnownOne.getBitWidth() == BitWidth &&
324       APInt Zero(BitWidth, 0);
331       APInt Val = CI->getValue().zextOrTrunc(BitWidth);
345     const LiveOutInfo *SrcLOI = GetLiveOutRegInfo(SrcReg, BitWidth);