Home | History | Annotate | Download | only in target-mips

Lines Matching defs:tlb

69     r4k_tlb_t *tlb;
76 for (i = 0; i < env->tlb->nb_tlb; i++) {
77 tlb = &env->tlb->mmu.r4k.tlb[i];
81 VPN = tlb->VPN & ~mask;
88 if ((tlb->G == 1 || tlb->ASID == ASID) && VPN == tag) {
89 /* TLB match */
92 if (!(n ? tlb->V1 : tlb->V0))
94 if (rw == 0 || (n ? tlb->D1 : tlb->D0)) {
95 *physical = tlb->PFN[n] | (address & (mask >> 1));
97 if (n ? tlb->D1 : tlb->D0)
133 ret = env->tlb->map_address(env, physical, prot, address, rw, access_type);
139 ret = env->tlb->map_address(env, physical, prot, address, rw, access_type);
147 ret = env->tlb->map_address(env, physical, prot, address, rw, access_type);
164 ret = env->tlb->map_address(env, physical, prot, address, rw, access_type);
188 ret = env->tlb->map_address(env, physical, prot, address, rw, access_type);
196 ret = env->tlb->map_address(env, physical, prot, address, rw, access_type);
226 /* No TLB match for a mapped address */
234 /* TLB match with no valid bit */
241 /* TLB match but 'D' bit is cleared */
263 * Get the pgd_current from TLB exception handler
281 * The exact TLB refill code varies depeing on the kernel version
282 * and configuration. Examins the TLB handler to extract
284 * to TLB format
309 /* Match the kernel TLB refill exception handler against known code */
397 /* Done. refill the TLB */
400 /* Since we know the value of TLB entry, we can
401 * return the TLB lookup value here.
526 /* Mimic the steps taken for a TLB refill */
537 /* convert software TLB entry to hardware value */
563 [EXCP_TLBF] = "TLB refill",
575 [EXCP_LTLBL] = "TLB modify",
576 [EXCP_TLBL] = "TLB load",
577 [EXCP_TLBS] = "TLB store",
811 r4k_tlb_t *tlb;
817 tlb = &env->tlb->mmu.r4k.tlb[idx];
818 /* The qemu TLB is flushed when the ASID changes, so no need to
820 if (tlb->G == 0 && tlb->ASID != ASID) {
825 mask = tlb->PageMask | ~(TARGET_PAGE_MASK << 1);
826 if (tlb->V0) {
827 addr = tlb->VPN & ~mask;
839 if (tlb->V1) {
840 addr = (tlb->VPN & ~mask) | ((mask >> 1) + 1);