HomeSort by relevance Sort by last modified time
    Searched refs:RegUnits (Results 1 - 7 of 7) sorted by null

  /external/llvm/lib/CodeGen/
InterferenceCache.cpp 72 RegUnits[i].VirtTag = LIUArray[*Units].getTag();
87 RegUnits.clear();
89 RegUnits.push_back(LIUArray[*Units]);
90 RegUnits.back().Fixed = &LIS->getRegUnit(*Units);
96 unsigned i = 0, e = RegUnits.size();
100 if (LIUArray[*Units].changedSince(RegUnits[i].VirtTag))
113 for (unsigned i = 0, e = RegUnits.size(); i != e; ++i) {
114 RegUnitInfo &RUI = RegUnits[i];
119 for (unsigned i = 0, e = RegUnits.size(); i != e; ++i) {
120 RegUnitInfo &RUI = RegUnits[i]
    [all...]
MachineTraceMetrics.cpp 608 SparseSet<LiveRegUnit> &RegUnits,
619 // Track live defs and kills for updating RegUnits.
631 SparseSet<LiveRegUnit>::iterator I = RegUnits.find(*Units);
632 if (I == RegUnits.end())
639 // Update RegUnits to reflect live registers after UseMI.
643 RegUnits.erase(*Units);
650 LiveRegUnit &LRU = RegUnits[*Units];
709 SparseSet<LiveRegUnit> RegUnits;
710 RegUnits.setUniverse(MTM.TRI->getNumRegUnits());
734 updatePhysDepsDownwards(UseMI, Deps, RegUnits, MTM.TRI)
    [all...]
InterferenceCache.h 86 /// more than 4 RegUnits.
87 SmallVector<RegUnitInfo, 4> RegUnits;
  /external/llvm/utils/TableGen/
CodeGenRegisters.h 174 const RegUnitList &getRegUnits() const { return RegUnits; }
178 return makeArrayRef(RegUnits).slice(0, NumNativeRegUnits);
182 // Return true if the RegUnits changed.
187 void adoptRegUnit(unsigned RUID) { RegUnits.push_back(RUID); }
225 RegUnitList RegUnits;
353 void buildRegUnitSet(std::vector<unsigned> &RegUnits) const;
454 SmallVector<RegUnit, 8> RegUnits;
562 RegUnits.resize(RegUnits.size() + 1);
563 RegUnits.back().Roots[0] = R0
    [all...]
CodeGenRegisters.cpp 198 // Return true of this unit appears in RegUnits.
199 static bool hasRegUnit(CodeGenRegister::RegUnitList &RegUnits, unsigned Unit) {
200 return std::count(RegUnits.begin(), RegUnits.end(), Unit);
204 // Return true if the RegUnits changed.
206 unsigned OldNumUnits = RegUnits.size();
210 // Merge the subregister's units into this register's RegUnits.
211 mergeRegUnits(RegUnits, SR->RegUnits);
213 return OldNumUnits != RegUnits.size()
    [all...]
RegisterInfoEmitter.cpp 177 std::vector<unsigned> RegUnits;
178 RC.buildRegUnitSet(RegUnits);
180 << ", " << RegBank.getRegUnitSetWeight(RegUnits);
240 const RegUnitSet &RegUnits = RegBank.getRegPressureSet(i);
241 OS << " " << RegBank.getRegUnitSetWeight(RegUnits.Units)
242 << ", \t// " << i << ": " << RegUnits.Name << "\n";
830 assert(!Roots.empty() && "All regunits must have a root register.");
    [all...]
  /external/llvm/include/llvm/MC/
MCRegisterInfo.h 122 // RegUnits - Points to the list of register units. The low 4 bits holds the
124 uint32_t RegUnits;
158 unsigned NumRegUnits; // Number of regunits.
482 assert(Reg && "Null register has no regunits");
483 // Decode the RegUnits MCRegisterDesc field.
484 unsigned RU = MCRI->get(Reg).RegUnits;

Completed in 427 milliseconds