Home | History | Annotate | Download | only in x86

Lines Matching refs:dalvikInsn

792     DecodedInstruction *dInsn = &mir->dalvikInsn;
796 get_virtual_reg(mir->dalvikInsn.vA, OpndSize_32, P_GPR_1, true);
798 get_virtual_reg(mir->dalvikInsn.vC, OpndSize_32, P_GPR_2, true);
831 DecodedInstruction *dInsn = &mir->dalvikInsn;
835 get_virtual_reg(mir->dalvikInsn.vA, OpndSize_32, P_GPR_1, true);
837 get_virtual_reg(mir->dalvikInsn.vB, OpndSize_32, P_GPR_2, true);
862 DecodedInstruction *dInsn = &mir->dalvikInsn;
864 get_virtual_reg(mir->dalvikInsn.vA, OpndSize_32, P_GPR_1, true); //array
876 get_virtual_reg(mir->dalvikInsn.vC, OpndSize_32, PhysicalReg_EBX, true);
884 get_virtual_reg(mir->dalvikInsn.vC, OpndSize_32, 5, false);
886 nullCheck(5, false, 1, mir->dalvikInsn.vC);
902 switch ((ExtendedMIROpcode)mir->dalvikInsn.opcode) {
957 (bb->lastMIRInsn->dalvikInsn.opcode == OP_GOTO_16 ||
958 bb->lastMIRInsn->dalvikInsn.opcode == OP_GOTO ||
959 bb->lastMIRInsn->dalvikInsn.opcode == OP_GOTO_32) &&
1257 Opcode dalvikOpCode = mir->dalvikInsn.opcode;