Home | History | Annotate | Download | only in SelectionDAG

Lines Matching refs:SYNC_FETCH_AND_ADD_4

2669     case MVT::i32: LC = RTLIB::SYNC_FETCH_AND_ADD_4; break;