Home | History | Annotate | Download | only in SelectionDAG

Lines Matching refs:SYNC_FETCH_AND_AND_8

1230     case MVT::i64: LC = RTLIB::SYNC_FETCH_AND_AND_8; break;