Home | History | Annotate | Download | only in ARM

Lines Matching refs:ImplicitDefine

428   MIB.addReg(DstReg, RegState::ImplicitDefine | getDeadRegState(DstIsDead));
570     MIB.addReg(DstReg, RegState::ImplicitDefine | getDeadRegState(DstIsDead));
965       MIB.addReg(DstReg, RegState::ImplicitDefine | getDeadRegState(DstIsDead));