Home | History | Annotate | Download | only in ARM

Lines Matching refs:CONCAT_VECTORS

121   setOperationAction(ISD::CONCAT_VECTORS,    VT, Legal);
5026 // The only time a CONCAT_VECTORS operation can have legal types is when
5029 "unexpected CONCAT_VECTORS");
5406 N0 = DAG.getNode(ISD::CONCAT_VECTORS, dl, MVT::v8i16, N0, N2);
5441 N0 = DAG.getNode(ISD::CONCAT_VECTORS, dl, MVT::v8i16, N0, N2);
5598 case ISD::CONCAT_VECTORS: return LowerCONCAT_VECTORS(Op, DAG);
8566 if (Op0.getOpcode() != ISD::CONCAT_VECTORS ||
8567 Op1.getOpcode() != ISD::CONCAT_VECTORS ||
8584 SDValue NewConcat = DAG.getNode(ISD::CONCAT_VECTORS, N->getDebugLoc(), VT,