Home | History | Annotate | Download | only in X86

Lines Matching refs:HasSSE2

164   X86ScalarSSEf64 = Subtarget->hasSSE2();
882 if (!TM.Options.UseSoftFloat && Subtarget->hasSSE2()) {
1046 if (Subtarget->hasSSE2()) {
1447 if (Subtarget->hasSSE2())
1453 Subtarget->hasSSE2()) {
1643 (Subtarget->is64Bit() && !Subtarget->hasSSE2()))
1669 if (!Subtarget->hasSSE2())
4404 if (Subtarget->hasSSE2()) { // SSE2
5361 if (Subtarget->hasSSE2() && ISD::isBuildVectorAllOnes(Op.getNode())) {
6544 bool HasSSE2) {
6551 if (HasSSE2 && VT == MVT::v2f64)
6578 SDValue getMOVLP(SDValue &Op, DebugLoc &dl, SelectionDAG &DAG, bool HasSSE2) {
6604 if (HasSSE2 && NumElems == 2)
6619 if (HasSSE2) {
6755 (VT == MVT::v4f32 && Subtarget->hasSSE2()))) {
6792 bool HasSSE2 = Subtarget->hasSSE2();
6844 if (HasSSE2 && isUNPCKHMask(M, VT, HasInt256) && V2IsUndef &&
6857 if (HasSSE2 && (VT == MVT::v4f32 || VT == MVT::v4i32))
6872 bool isShift = HasSSE2 && isVectorShift(SVOp, DAG, isLeft, ShVal, ShAmt);
6885 if (HasSSE2 && (VT == MVT::v2i64 || VT == MVT::v2f64))
6895 return getMOVLowToHigh(Op, dl, DAG, HasSSE2);
6907 return getMOVLP(Op, dl, DAG, HasSSE2);
9351 assert(Subtarget->hasSSE2() && !FlipSigns && "Don't know how to lower!");
11392 assert(Subtarget->hasSSE2() && !Subtarget->hasSSE41() &&
11501 if (!Subtarget->hasSSE2())
11624 assert(Subtarget->hasSSE2() && "Need SSE2 for pslli/pcmpeq.");
11791 if (!Subtarget->hasSSE2() || !VT.isVector())
11843 if (!Subtarget->hasSSE2() && !Subtarget->is64Bit()) {
11897 if (Subtarget->hasSSE2() || Subtarget->is64Bit())
11975 assert(Subtarget->is64Bit() && !Subtarget->hasSSE2() &&
12266 assert(Subtarget->hasSSE2() && "Requires at least SSE2!");
15121 if (!Subtarget->hasSSE2())
15127 (Subtarget->hasSSE2() && VT == MVT::v16i8);
15129 (Subtarget->hasSSE2() && VT == MVT::v8i16);
15192 (Subtarget->hasSSE2() ||
15458 ((Subtarget->hasSSE2() && (VT == MVT::v16i8 || VT == MVT::v8i16)) ||
15933 if (!Subtarget->hasSSE2())
16053 if (Subtarget->hasSSE2() && isAndOrOfSetCCs(SDValue(N, 0U), opcode)) {
16573 if (RegVT.isVector() && RegVT.isInteger() && Subtarget->hasSSE2() &&
16850 && Subtarget->hasSSE2();
18004 if (Subtarget->hasSSE2())
18212 if (!Subtarget->hasSSE2()) break;