Home | History | Annotate | Download | only in TableGen

Lines Matching full:reglist

110       ListInit *RegList = Action->getValueAsListInit("RegList");
111 if (RegList->getSize() == 1) {
113 O << getQualifiedName(RegList->getElementAsRecord(0)) << ")) {\n";
115 O << IndentStr << "static const uint16_t RegList" << ++Counter
118 for (unsigned i = 0, e = RegList->getSize(); i != e; ++i) {
120 O << getQualifiedName(RegList->getElementAsRecord(i));
123 O << IndentStr << "if (unsigned Reg = State.AllocateReg(RegList"
124 << Counter << ", " << RegList->getSize() << ")) {\n";
131 ListInit *RegList = Action->getValueAsListInit("RegList");
134 ShadowRegList->getSize() != RegList->getSize())
137 if (RegList->getSize() == 1) {
139 O << getQualifiedName(RegList->getElementAsRecord(0));
146 O << IndentStr << "static const uint16_t RegList" << RegListNumber
149 for (unsigned i = 0, e = RegList->getSize(); i != e; ++i) {
151 O << getQualifiedName(RegList->getElementAsRecord(i));
155 O << IndentStr << "static const uint16_t RegList"
164 O << IndentStr << "if (unsigned Reg = State.AllocateReg(RegList"
165 << RegListNumber << ", " << "RegList" << ShadowRegListNumber
166 << ", " << RegList->getSize() << ")) {\n";