Home | History | Annotate | Download | only in hw

Lines Matching full:pending

43     unsigned pending:NCPU;
55 #define GIC_SET_PENDING(irq, cm) s->irq_state[irq].pending |= (cm)
56 #define GIC_CLEAR_PENDING(irq, cm) s->irq_state[irq].pending &= ~(cm)
57 #define GIC_TEST_PENDING(irq, cm) ((s->irq_state[irq].pending & (cm)) != 0)
102 /* Update interrupt status after enabled or pending bits have been changed. */
133 DPRINTF("Raised pending IRQ %d\n", best_irq);
149 DPRINTF("Set %d pending cpu %d\n", irq, cpu);
166 DPRINTF("Set %d pending mask %x\n", irq, GIC_TARGET(irq));
193 DPRINTF("ACK no pending IRQ\n");
197 /* Clear pending flags for both level and edge triggered interrupts.
213 /* Mark level triggered interrupts as pending if they are still
217 DPRINTF("Set %d pending mask %x\n", irq, cm);
279 /* Interrupt Set/Clear Pending. */
410 is as pending. */
413 DPRINTF("Set %d pending mask %x\n", irq + i, mask);
433 /* Interrupt Set Pending. */
446 /* Interrupt Clear Pending. */
451 /* ??? This currently clears the pending bit for all CPUs, even
588 case 0x18: /* Highest Pending Interrupt */
673 qemu_put_byte(f, s->irq_state[i].pending);
710 s->irq_state[i].pending = qemu_get_byte(f);