HomeSort by relevance Sort by last modified time
    Searched refs:Demanded (Results 1 - 4 of 4) sorted by null

  /external/llvm/lib/Transforms/InstCombine/
InstCombineSimplifyDemanded.cpp 26 /// are any bits set in the constant that are not demanded. If so, shrink the
29 APInt Demanded) {
37 // If there are no bits set that aren't demanded, nothing to do.
38 Demanded = Demanded.zextOrTrunc(OpC->getValue().getBitWidth());
39 if ((~Demanded & OpC->getValue()) == 0)
42 // This instruction is producing bits that are not demanded. Shrink the RHS.
43 Demanded &= OpC->getValue();
44 I->setOperand(OpNo, ConstantInt::get(OpC->getType(), Demanded));
81 /// value based on the demanded bits. When this function is called, it is know
    [all...]
  /external/llvm/include/llvm/Target/
TargetLowering.h     [all...]
  /external/llvm/lib/CodeGen/SelectionDAG/
TargetLowering.cpp 261 /// are any bits set in the constant that are not demanded. If so, shrink the
264 const APInt &Demanded) {
277 (C->getAPIntValue() | (~Demanded)).isAllOnesValue())
281 if (C->getAPIntValue().intersects(~Demanded)) {
284 DAG.getConstant(Demanded &
304 const APInt &Demanded,
319 unsigned DemandedSize = BitWidth - Demanded.countLeadingZeros();
418 // If all of the demanded bits are known one on one side, return the other.
424 // If all of the demanded bits in the inputs are known zeros, return zero.
449 // If all of the demanded bits are known zero on one side, return the other
    [all...]
DAGCombiner.cpp 139 APInt Demanded = APInt::getAllOnesValue(BitWidth);
140 return SimplifyDemandedBits(Op, Demanded);
143 bool SimplifyDemandedBits(SDValue Op, const APInt &Demanded);
687 bool DAGCombiner::SimplifyDemandedBits(SDValue Op, const APInt &Demanded) {
690 if (!TLI.SimplifyDemandedBits(Op, Demanded, KnownZero, KnownOne, TLO))
    [all...]

Completed in 193 milliseconds