HomeSort by relevance Sort by last modified time
    Searched refs:TIPB_PRIVATE_CNTL_BASE (Results 1 - 21 of 21) sorted by null

  /bionic/libc/kernel/arch-arm/asm/arch/
hardware.h 142 #define TIPB_PRIVATE_CNTL_BASE 0xfffeca00
144 #define MPU_PRIVATE_TIPB_CNTL (TIPB_PRIVATE_CNTL_BASE + 0x8)
  /development/ndk/platforms/android-3/arch-arm/include/asm/arch/
hardware.h 124 #define TIPB_PRIVATE_CNTL_BASE 0xfffeca00
125 #define MPU_PRIVATE_TIPB_CNTL (TIPB_PRIVATE_CNTL_BASE + 0x8)
  /prebuilts/ndk/4/platforms/android-3/arch-arm/usr/include/asm/arch/
hardware.h 124 #define TIPB_PRIVATE_CNTL_BASE 0xfffeca00
125 #define MPU_PRIVATE_TIPB_CNTL (TIPB_PRIVATE_CNTL_BASE + 0x8)
  /prebuilts/ndk/4/platforms/android-4/arch-arm/usr/include/asm/arch/
hardware.h 124 #define TIPB_PRIVATE_CNTL_BASE 0xfffeca00
125 #define MPU_PRIVATE_TIPB_CNTL (TIPB_PRIVATE_CNTL_BASE + 0x8)
  /prebuilts/ndk/4/platforms/android-5/arch-arm/usr/include/asm/arch/
hardware.h 124 #define TIPB_PRIVATE_CNTL_BASE 0xfffeca00
125 #define MPU_PRIVATE_TIPB_CNTL (TIPB_PRIVATE_CNTL_BASE + 0x8)
  /prebuilts/ndk/4/platforms/android-8/arch-arm/usr/include/asm/arch/
hardware.h 124 #define TIPB_PRIVATE_CNTL_BASE 0xfffeca00
125 #define MPU_PRIVATE_TIPB_CNTL (TIPB_PRIVATE_CNTL_BASE + 0x8)
  /prebuilts/ndk/5/platforms/android-3/arch-arm/usr/include/asm/arch/
hardware.h 124 #define TIPB_PRIVATE_CNTL_BASE 0xfffeca00
125 #define MPU_PRIVATE_TIPB_CNTL (TIPB_PRIVATE_CNTL_BASE + 0x8)
  /prebuilts/ndk/6/platforms/android-3/arch-arm/usr/include/asm/arch/
hardware.h 124 #define TIPB_PRIVATE_CNTL_BASE 0xfffeca00
125 #define MPU_PRIVATE_TIPB_CNTL (TIPB_PRIVATE_CNTL_BASE + 0x8)
  /prebuilts/ndk/7/platforms/android-14/arch-arm/usr/include/asm/arch/
hardware.h 124 #define TIPB_PRIVATE_CNTL_BASE 0xfffeca00
125 #define MPU_PRIVATE_TIPB_CNTL (TIPB_PRIVATE_CNTL_BASE + 0x8)
  /prebuilts/ndk/7/platforms/android-3/arch-arm/usr/include/asm/arch/
hardware.h 124 #define TIPB_PRIVATE_CNTL_BASE 0xfffeca00
125 #define MPU_PRIVATE_TIPB_CNTL (TIPB_PRIVATE_CNTL_BASE + 0x8)
  /prebuilts/ndk/7/platforms/android-4/arch-arm/usr/include/asm/arch/
hardware.h 124 #define TIPB_PRIVATE_CNTL_BASE 0xfffeca00
125 #define MPU_PRIVATE_TIPB_CNTL (TIPB_PRIVATE_CNTL_BASE + 0x8)
  /prebuilts/ndk/7/platforms/android-5/arch-arm/usr/include/asm/arch/
hardware.h 124 #define TIPB_PRIVATE_CNTL_BASE 0xfffeca00
125 #define MPU_PRIVATE_TIPB_CNTL (TIPB_PRIVATE_CNTL_BASE + 0x8)
  /prebuilts/ndk/7/platforms/android-8/arch-arm/usr/include/asm/arch/
hardware.h 124 #define TIPB_PRIVATE_CNTL_BASE 0xfffeca00
125 #define MPU_PRIVATE_TIPB_CNTL (TIPB_PRIVATE_CNTL_BASE + 0x8)
  /prebuilts/ndk/7/platforms/android-9/arch-arm/usr/include/asm/arch/
hardware.h 124 #define TIPB_PRIVATE_CNTL_BASE 0xfffeca00
125 #define MPU_PRIVATE_TIPB_CNTL (TIPB_PRIVATE_CNTL_BASE + 0x8)
  /prebuilts/ndk/8/platforms/android-14/arch-arm/usr/include/asm/arch/
hardware.h 124 #define TIPB_PRIVATE_CNTL_BASE 0xfffeca00
125 #define MPU_PRIVATE_TIPB_CNTL (TIPB_PRIVATE_CNTL_BASE + 0x8)
  /prebuilts/ndk/8/platforms/android-3/arch-arm/usr/include/asm/arch/
hardware.h 124 #define TIPB_PRIVATE_CNTL_BASE 0xfffeca00
125 #define MPU_PRIVATE_TIPB_CNTL (TIPB_PRIVATE_CNTL_BASE + 0x8)
  /prebuilts/ndk/8/platforms/android-4/arch-arm/usr/include/asm/arch/
hardware.h 124 #define TIPB_PRIVATE_CNTL_BASE 0xfffeca00
125 #define MPU_PRIVATE_TIPB_CNTL (TIPB_PRIVATE_CNTL_BASE + 0x8)
  /prebuilts/ndk/8/platforms/android-5/arch-arm/usr/include/asm/arch/
hardware.h 124 #define TIPB_PRIVATE_CNTL_BASE 0xfffeca00
125 #define MPU_PRIVATE_TIPB_CNTL (TIPB_PRIVATE_CNTL_BASE + 0x8)
  /prebuilts/ndk/8/platforms/android-8/arch-arm/usr/include/asm/arch/
hardware.h 124 #define TIPB_PRIVATE_CNTL_BASE 0xfffeca00
125 #define MPU_PRIVATE_TIPB_CNTL (TIPB_PRIVATE_CNTL_BASE + 0x8)
  /prebuilts/ndk/8/platforms/android-9/arch-arm/usr/include/asm/arch/
hardware.h 124 #define TIPB_PRIVATE_CNTL_BASE 0xfffeca00
125 #define MPU_PRIVATE_TIPB_CNTL (TIPB_PRIVATE_CNTL_BASE + 0x8)
  /external/kernel-headers/original/asm-arm/arch/
hardware.h 239 #define TIPB_PRIVATE_CNTL_BASE 0xfffeca00
240 #define MPU_PRIVATE_TIPB_CNTL (TIPB_PRIVATE_CNTL_BASE + 0x8)

Completed in 46 milliseconds