HomeSort by relevance Sort by last modified time
    Searched refs:enablePostRAScheduler (Results 1 - 13 of 13) sorted by null

  /external/llvm/lib/Target/
TargetSubtargetInfo.cpp 29 bool TargetSubtargetInfo::enablePostRAScheduler(
  /external/llvm/include/llvm/Target/
TargetSubtargetInfo.h 65 // enablePostRAScheduler - If the target can benefit from post-regalloc
70 virtual bool enablePostRAScheduler(CodeGenOpt::Level OptLevel,
  /external/llvm/lib/Target/MBlaze/
MBlazeSubtarget.cpp 49 enablePostRAScheduler(CodeGenOpt::Level OptLevel,
MBlazeSubtarget.h 56 /// enablePostRAScheduler - True at 'More' optimization.
57 bool enablePostRAScheduler(CodeGenOpt::Level OptLevel,
  /external/llvm/lib/Target/Mips/
MipsSubtarget.cpp 66 MipsSubtarget::enablePostRAScheduler(CodeGenOpt::Level OptLevel,
MipsSubtarget.h 107 virtual bool enablePostRAScheduler(CodeGenOpt::Level OptLevel,
  /external/llvm/lib/Target/PowerPC/
PPCSubtarget.cpp 124 bool PPCSubtarget::enablePostRAScheduler(
PPCSubtarget.h 176 /// enablePostRAScheduler - True at 'More' optimization.
177 bool enablePostRAScheduler(CodeGenOpt::Level OptLevel,
  /external/llvm/lib/Target/ARM/
ARMSubtarget.cpp 224 bool ARMSubtarget::enablePostRAScheduler(
ARMSubtarget.h 288 /// enablePostRAScheduler - True at 'More' optimization.
289 bool enablePostRAScheduler(CodeGenOpt::Level OptLevel,
  /external/llvm/lib/Target/X86/
X86Subtarget.h 348 /// enablePostRAScheduler - run for Atom optimization.
349 bool enablePostRAScheduler(CodeGenOpt::Level OptLevel,
X86Subtarget.cpp 469 bool X86Subtarget::enablePostRAScheduler(
  /external/llvm/lib/CodeGen/
PostRASchedulerList.cpp 56 // TargetSubtargetInfo.enablePostRAScheduler(). This flag can be used to
59 EnablePostRAScheduler("post-RA-scheduler",
266 if (EnablePostRAScheduler.getPosition() > 0) {
267 if (!EnablePostRAScheduler)
273 if (!ST.enablePostRAScheduler(PassConfig->getOptLevel(), AntiDepMode,

Completed in 170 milliseconds