/external/llvm/lib/Target/Hexagon/ |
HexagonVarargsCallingConvention.h | 57 State.addLoc(CCValAssign::getReg(ValNo, ValVT.getSimpleVT(), Reg, 58 LocVT.getSimpleVT(), LocInfo)); 69 State.addLoc(CCValAssign::getReg(ValNo, ValVT.getSimpleVT(), Reg, 70 LocVT.getSimpleVT(), LocInfo)); 92 State.addLoc(CCValAssign::getMem(ValNo, ValVT.getSimpleVT(), Offset3, 93 LocVT.getSimpleVT(), LocInfo)); 113 State.addLoc(CCValAssign::getReg(ValNo, ValVT.getSimpleVT(), Reg, 114 LocVT.getSimpleVT(), LocInfo)); 125 State.addLoc(CCValAssign::getReg(ValNo, ValVT.getSimpleVT(), Reg, 126 LocVT.getSimpleVT(), LocInfo)) [all...] |
HexagonCallingConvLower.cpp | 53 addLoc(CCValAssign::getMem(ValNo, ValVT.getSimpleVT(), Offset, 54 LocVT.getSimpleVT(), LocInfo));
|
HexagonISelLowering.cpp | [all...] |
/external/llvm/lib/Target/NVPTX/ |
NVPTXISelDAGToDAG.cpp | 188 MVT SimpleVT = LoadedVT.getSimpleVT(); 222 MVT::SimpleValueType TargetVT = LD->getValueType(0).getSimpleVT().SimpleTy; 363 MVT SimpleVT = LoadedVT.getSimpleVT(); 398 switch (EltVT.getSimpleVT().SimpleTy) { 409 switch (EltVT.getSimpleVT().SimpleTy) { 432 switch (EltVT.getSimpleVT().SimpleTy) { 443 switch (EltVT.getSimpleVT().SimpleTy) { 467 switch (EltVT.getSimpleVT().SimpleTy) { 478 switch (EltVT.getSimpleVT().SimpleTy) { 491 switch (EltVT.getSimpleVT().SimpleTy) [all...] |
NVPTXISelLowering.cpp | [all...] |
/external/llvm/include/llvm/Target/ |
TargetCallingConv.h | 128 VT = vt.getSimpleVT(); 156 VT = vt.getSimpleVT();
|
TargetLowering.h | 258 (unsigned)VT.getSimpleVT().SimpleTy < array_lengthof(RegClassForVT)); 259 return VT.isSimple() && RegClassForVT[VT.getSimpleVT().SimpleTy] != 0; 399 unsigned I = (unsigned) VT.getSimpleVT().SimpleTy; 449 getLoadExtAction(ExtType, VT.getSimpleVT()) == Legal; 467 getTruncStoreAction(ValVT.getSimpleVT(), MemVT.getSimpleVT()) == Legal; 486 (getIndexedLoadAction(IdxMode, VT.getSimpleVT()) == Legal || 487 getIndexedLoadAction(IdxMode, VT.getSimpleVT()) == Custom); 506 (getIndexedStoreAction(IdxMode, VT.getSimpleVT()) == Legal || 507 getIndexedStoreAction(IdxMode, VT.getSimpleVT()) == Custom) [all...] |
/external/llvm/lib/Target/ARM/ |
ARMTargetTransformInfo.cpp | 276 ISD, DstTy.getSimpleVT(), SrcTy.getSimpleVT()); 307 ISD, DstTy.getSimpleVT(), 308 SrcTy.getSimpleVT()); 340 ISD, DstTy.getSimpleVT(), 341 SrcTy.getSimpleVT()); 362 ISD, DstTy.getSimpleVT(), 363 SrcTy.getSimpleVT()); 404 ISD, SelCondTy.getSimpleVT(), 405 SelValTy.getSimpleVT()); [all...] |
ARMFastISel.cpp | 727 MVT VT = CEVT.getSimpleVT(); 772 VT = evt.getSimpleVT(); [all...] |
ARMISelDAGToDAG.cpp | [all...] |
/external/llvm/lib/CodeGen/SelectionDAG/ |
FastISel.cpp | 152 MVT VT = RealVT.getSimpleVT(); 156 VT = TLI.getTypeToTransformTo(V->getContext(), VT).getSimpleVT(); 224 Reg = FastEmit_r(IntVT.getSimpleVT(), VT, ISD::SINT_TO_FP, 302 IdxN = FastEmit_r(IdxVT.getSimpleVT(), PtrVT, ISD::SIGN_EXTEND, 307 IdxN = FastEmit_r(IdxVT.getSimpleVT(), PtrVT, ISD::TRUNCATE, 391 unsigned ResultReg = FastEmit_ri_(VT.getSimpleVT(), ISDOpcode, Op1, 393 VT.getSimpleVT()); 427 unsigned ResultReg = FastEmit_ri_(VT.getSimpleVT(), ISDOpcode, Op0, 428 Op0IsKill, Imm, VT.getSimpleVT()); 438 unsigned ResultReg = FastEmit_rf(VT.getSimpleVT(), VT.getSimpleVT() [all...] |
SelectionDAG.cpp | 677 Erased = ValueTypeNodes[VT.getSimpleVT().SimpleTy] != 0; 678 ValueTypeNodes[VT.getSimpleVT().SimpleTy] = 0; [all...] |
LegalizeVectorOps.cpp | 168 switch (TLI.getTruncStoreAction(ValVT, StVT.getSimpleVT())) { 358 MVT NVT = MVT::getVectorVT(EltVT.getSimpleVT(), NumElts);
|
LegalizeDAG.cpp | 269 SVT = (MVT::SimpleValueType)(SVT.getSimpleVT().SimpleTy - 1); [all...] |
/external/llvm/lib/Target/MSP430/ |
MSP430ISelDAGToDAG.cpp | 309 switch (VT.getSimpleVT().SimpleTy) { 334 MVT VT = LD->getMemoryVT().getSimpleVT(); 363 MVT VT = LD->getMemoryVT().getSimpleVT();
|
/external/llvm/lib/Target/X86/ |
X86FastISel.cpp | 158 VT = evt.getSimpleVT(); 185 switch (VT.getSimpleVT().SimpleTy) { 242 switch (VT.getSimpleVT().SimpleTy) { 294 switch (VT.getSimpleVT().SimpleTy) { 329 unsigned RR = FastEmit_r(SrcVT.getSimpleVT(), DstVT.getSimpleVT(), Opc, 799 SrcReg = FastEmit_r(SrcVT.getSimpleVT(), DstVT.getSimpleVT(), Op, 865 switch (VT.getSimpleVT().SimpleTy) { 882 switch (VT.getSimpleVT().SimpleTy) [all...] |
X86TargetTransformInfo.cpp | 268 ISD, DstTy.getSimpleVT(), SrcTy.getSimpleVT());
|
X86ISelLowering.cpp | [all...] |
X86ISelDAGToDAG.cpp | [all...] |
/external/llvm/lib/Target/Mips/ |
MipsSEISelLowering.cpp | 79 MVT::SimpleValueType SVT = VT.getSimpleVT().SimpleTy;
|
/external/llvm/lib/Target/R600/ |
AMDILISelLowering.cpp | 233 if (VT.getScalarType().getSimpleVT().SimpleTy == MVT::f32 234 || VT.getScalarType().getSimpleVT().SimpleTy == MVT::f64) { 243 if (VT.getScalarType().getSimpleVT().SimpleTy == MVT::f32 244 || VT.getScalarType().getSimpleVT().SimpleTy == MVT::f64) {
|
/external/llvm/lib/Target/PowerPC/ |
PPCISelDAGToDAG.cpp | 805 MVT::SimpleValueType VT = VecVT.getSimpleVT().SimpleTy; 833 if (VecVT.getSimpleVT().isFloatingPoint()) { [all...] |
/external/llvm/include/llvm/CodeGen/ |
ValueTypes.h | 602 MVT EltTy = getSimpleVT().getVectorElementType(); 720 /// getSimpleVT - Return the SimpleValueType held in the specified 722 MVT getSimpleVT() const {
|
SelectionDAGNodes.h | 135 return getValueType().getSimpleVT(); 606 return getValueType(ResNo).getSimpleVT(); [all...] |
/external/llvm/utils/TableGen/ |
IntrinsicEmitter.cpp | 343 getSimpleVT().SimpleTy, Sig);
|