/external/llvm/test/MC/AArch64/ |
elf-reloc-movw.s | 4 movz x0, #:abs_g0:some_label 7 movz x3, #:abs_g1:some_label 10 movz x3, #:abs_g2:some_label 13 movz x7, #:abs_g3:some_label 16 movz x13, #:abs_g0_s:some_label 19 movz x19, #:abs_g1_s:some_label 22 movz x19, #:abs_g2_s:some_label
|
tls-relocs.s | 9 movz x1, #:dtprel_g2:var 11 movz x3, #:dtprel_g2:var 13 // CHECK: movz x1, #:dtprel_g2:var // encoding: [0x01'A',A,0xc0'A',0x92'A'] 17 // CHECK-NEXT: movz x3, #:dtprel_g2:var // encoding: [0x03'A',A,0xc0'A',0x92'A'] 44 movz x5, #:dtprel_g1:var 46 movz w7, #:dtprel_g1:var 48 // CHECK: movz x5, #:dtprel_g1:var // encoding: [0x05'A',A,0xa0'A',0x92'A'] 52 // CHECK-NEXT: movz w7, #:dtprel_g1:var // encoding: [0x07'A',A,0xa0'A',0x12'A'] 98 movz x11, #:dtprel_g0:var 100 movz w13, #:dtprel_g0:va [all...] |
basic-a64-diagnostics.s | [all...] |
basic-a64-instructions.s | [all...] |
/frameworks/native/opengl/libagl/arch-mips/ |
fixed_asm.S | 52 movz $v0,$zero,$t1 53 movz $v0,$zero,$t3 /* t3=0 then res=0 */ 59 movz $v0,$t1,$t0 /* positive, maximum value */
|
/external/openssl/crypto/aes/asm/ |
aes-586.pl | 252 &movz ($s[2],&HB($s[0])); 257 &movz ($s[1],&HB($v1)); 265 &movz ($v0,&HB($v1)); 268 &movz ($v0,&HB($v1)); 277 &movz ($v1,&HB($v0)); 280 &movz ($v1,&HB($v0)); 289 &movz ($v0,&HB($v1)); 292 &movz ($v0,&HB($v1)); 304 &movz ($v0,&LB($s0)); # 3, 2, 1, 0* 307 &movz ($v0,&HB($s1)); # 7, 6, 5*, [all...] |
aesni-x86.pl | [all...] |
aes-x86_64.pl | 1263 movz %dl,%esi # rk[i]>>0 1265 movz %dh,%esi # rk[i]>>8 1271 movz %dl,%esi # rk[i]>>16 1275 movz %dh,%esi # rk[i]>>24 1461 movz %dl,%esi # rk[11]>>0 1463 movz %dh,%esi # rk[11]>>8 1469 movz %dl,%esi # rk[11]>>16 1473 movz %dh,%esi # rk[11]>>24 [all...] |
/external/valgrind/main/none/tests/mips32/ |
MoveIns.stdout.exp | 305 MOVZ.S 306 movz.s $f0, $f2, $t3 :: fs rt 0x0 307 movz.s $f0, $f2, $t3 :: fs rt 0x0 308 movz.s $f0, $f2, $t3 :: fs rt 0x0 309 movz.s $f0, $f2, $t3 :: fs rt 0x0 310 movz.s $f0, $f2, $t3 :: fs rt 0x0 311 movz.s $f0, $f2, $t3 :: fs rt 0xc0e96d19 312 movz.s $f0, $f2, $t3 :: fs rt 0x4e6e6b28 313 movz.s $f0, $f2, $t3 :: fs rt 0x4e6e6b28 314 movz.s $f0, $f2, $t3 :: fs rt 0x [all...] |
MIPS32int.stdout.exp | 379 MOVZ 380 movz $t0, $t1, $t2 :: rd 0x31415927 rs 0x31415927, rt 0x00000000 381 movz $t0, $t1, $t2 :: rd 0x00000000 rs 0x31415927, rt 0x00000001 382 movz $t0, $t1, $t2 :: rd 0x00000000 rs 0x00000000, rt 0x000000ff 383 movz $t0, $t1, $t2 :: rd 0xffffffff rs 0xffffffff, rt 0x00000000 384 movz $t0, $t1, $t2 :: rd 0x00000000 rs 0x00000000, rt 0x00000001 385 movz $t0, $t1, $t2 :: rd 0x00000000 rs 0x00000000, rt 0x00000000 386 movz $t0, $t1, $t2 :: rd 0x00000000 rs 0x80000000, rt 0xffffffff 387 movz $t0, $t1, $t2 :: rd 0x00000000 rs 0x80000000, rt 0x00000001 388 movz $t0, $t1, $t2 :: rd 0x00000000 rs 0x7fffffff, rt 0x0000000 [all...] |
/external/openssl/crypto/rc4/asm/ |
rc4-586.pl | 95 # but ~40% slower on Core2 and Westmere... Attempt to add movz 97 # on Core2 with movz it's almost 20% slower than below alternative 138 &movz ($xx,&LB($xx)); # (*) 139 &movz ($ty,&LB($ty)); # (*) 147 # Whithout movz out-of-order execution logic confuses 270 &movz ($tx,&BP(0,$dat,$xx)); 274 &movz ($ty,&BP(0,$dat,$yy)); 278 &movz ($ty,&BP(0,$dat,$ty)); 282 &movz ($tx,&BP(0,$dat,$xx));
|
/external/v8/test/cctest/ |
test-disasm-mips.cc | 383 COMPARE(movz(a0, a1, a2), 384 "00a6200a movz a0, a1, a2"); 385 COMPARE(movz(s0, s1, s2), 386 "0232800a movz s0, s1, s2"); 387 COMPARE(movz(t2, t3, t4), 388 "016c500a movz t2, t3, t4"); 389 COMPARE(movz(v0, v1, a2), 390 "0066100a movz v0, v1, a2");
|
/external/openssl/crypto/perlasm/ |
x86asm.pl | 68 sub ::movz { &movzx(@_); }
|
x86_64-xlate.pl | 116 if ($self->{op} =~ /^(movz)x?([bw]).*/) { # movz is pain... 143 if ($self->{op} eq "movz") { # movz is pain... 160 $self->{op} =~ s/^movz/movzx/; [all...] |
/external/openssl/crypto/ |
x86cpuid.pl | 66 &movz ("esi",&LB("ecx")); # number of cores - 1
|
/bionic/libc/kernel/arch-mips/asm/ |
asm.h | 61 #define MOVZ(rd, rs, rt) .set push; .set reorder; bnez rt, 9f; move rd, rs; .set pop; 9: 66 #define MOVZ(rd, rs, rt) .set push; .set noreorder; beqzl rt, 9f; move rd, rs; .set pop; 9: 71 #define MOVZ(rd, rs, rt) movz rd, rs, rt
|
/development/ndk/platforms/android-9/arch-mips/include/asm/ |
asm.h | 61 #define MOVZ(rd, rs, rt) .set push; .set reorder; bnez rt, 9f; move rd, rs; .set pop; 9: 66 #define MOVZ(rd, rs, rt) .set push; .set noreorder; beqzl rt, 9f; move rd, rs; .set pop; 9: 71 #define MOVZ(rd, rs, rt) movz rd, rs, rt
|
/external/openssl/crypto/modes/asm/ |
ghash-x86_64.pl | 261 &movz ($nhi[0],&LB($dat)); 276 &movz ($nhi[1],&LB($dat)); 289 &movz ($rem[0],&LB($rem[0])); 308 &movz ($rem[0],&LB($Zlo));
|
ghash-x86.pl | 422 &movz ($Zll,&BP(15,$inp)); 597 &movz ($Zll,&BP(15,$inp)); 733 &movz ($rem[1],&LB($rem[1])) if ($i>0); 759 &movz ($rem[1],&LB($rem[1])); 773 &movz ($rem[0],&LB($rem[0])); [all...] |
/prebuilts/ndk/8/platforms/android-14/arch-mips/usr/include/asm/ |
asm.h | 61 #define MOVZ(rd, rs, rt) .set push; .set reorder; bnez rt, 9f; move rd, rs; .set pop; 9: 66 #define MOVZ(rd, rs, rt) .set push; .set noreorder; beqzl rt, 9f; move rd, rs; .set pop; 9: 71 #define MOVZ(rd, rs, rt) movz rd, rs, rt
|
/prebuilts/ndk/8/platforms/android-9/arch-mips/usr/include/asm/ |
asm.h | 61 #define MOVZ(rd, rs, rt) .set push; .set reorder; bnez rt, 9f; move rd, rs; .set pop; 9: 66 #define MOVZ(rd, rs, rt) .set push; .set noreorder; beqzl rt, 9f; move rd, rs; .set pop; 9: 71 #define MOVZ(rd, rs, rt) movz rd, rs, rt
|
/external/kernel-headers/original/asm-mips/ |
asm.h | 166 * MIPS ISA IV/V movn/movz instructions and equivalents for older CPUs. 176 #define MOVZ(rd, rs, rt) \ 192 #define MOVZ(rd, rs, rt) \ 204 #define MOVZ(rd, rs, rt) \ 205 movz rd, rs, rt
|
/external/v8/src/mips/ |
disasm-mips.cc | 741 case MOVZ: 742 Format(instr, "movz 'rd, 'rs, 'rt");
|
assembler-mips.h | 781 void movz(Register rd, Register rs, Register rt); [all...] |
/dalvik/vm/mterp/mips/ |
footer.S | 349 movz a2, t0, a0 [all...] |