| /dalvik/vm/compiler/template/ia32/ |
| header.S | 20 #define rSELF (%ebp)
|
| TEMPLATE_INTERPRET.S | 26 movl rSELF,%ecx
|
| /dalvik/vm/mterp/mips/ |
| alt_stub.S | 9 lbu a3, offThread_breakFlags(rSELF)
11 lw rIBASE, offThread_curHandlerTable(rSELF)
18 move a2, rSELF # arg2
|
| OP_RETURN.S | 11 sw a0, offThread_retval(rSELF) # retval.i <- vAA
|
| entry.S | 49 move rSELF, a0 # set rSELF
52 lw rIBASE, offThread_curHandlerTable(rSELF)
57 lw a0, offThread_pJitProfTable(rSELF)
59 sw zero, offThread_inJitCodeCache(rSELF)
63 lw a2, offThread_shadowSpace(rSELF) # to find out the jit exit state
|
| footer.S | 19 move rSELF, a0 # restore self
22 lw rBIX, offThread_jitResumeNPC(rSELF)
23 sw zero, offThread_jitResumeNPC(rSELF) # reset resume address
24 lw sp, offThread_jitResumeNSP(rSELF) # cut back native stack
31 sw zero, offThread_inJitCodeCache(rSELF) # Back to the interp land
38 sw ra, offThread_jitResumeNPC(rSELF)
39 sw a1, offThread_jitResumeDPC(rSELF)
47 sw zero, offThread_inJitCodeCache(rSELF) # Back to the interp land
54 sw zero, offThread_inJitCodeCache(rSELF) # Back to the interp land
61 sw zero, offThread_inJitCodeCache(rSELF) # Back to the interp lan
[all...] |
| OP_BREAKPOINT.S | 12 lw a1, offThread_mainHandlerTable(rSELF)
|
| OP_GOTO.S | 15 lw rIBASE, offThread_curHandlerTable(rSELF) # refresh handler base
19 lw a0, offThread_pJitProfTable(rSELF)
|
| /dalvik/vm/mterp/x86/ |
| OP_MOVE_RESULT.S | 4 movl rSELF,%eax # eax<- rSELF
|
| stub.S | 2 SAVE_PC_FP_TO_SELF %ecx # leaves rSELF in %ecx
5 movl rSELF,%ecx
|
| OP_RETURN.S | 9 movl rSELF,%ecx
|
| OP_BREAKPOINT.S | 15 movl rSELF,%ecx
|
| OP_MOVE_EXCEPTION.S | 3 movl rSELF,%ecx
|
| OP_RETURN_WIDE.S | 7 movl rSELF,%ecx
|
| /dalvik/vm/compiler/template/armv5te/ |
| TEMPLATE_RESTORE_STATE.S | 4 * r0 - offset from rSELF to the 1st element of the coreRegs save array.
6 add r0, r0, rSELF @ pointer to heapArgSpace.coreRegs[0]
|
| header.S | 58 r6 rSELF thread pointer
76 #define rSELF r6
|
| /dalvik/vm/mterp/armv5te/ |
| alt_stub.S | 9 ldrb r3, [rSELF, #offThread_breakFlags]
11 ldr rIBASE, [rSELF, #offThread_curHandlerTable]
17 mov r2, rSELF @ arg2
|
| OP_GOTO_32.S | 20 ldr r0, [rSELF, #offThread_pJitProfTable]
21 ldrle rIBASE, [rSELF, #offThread_curHandlerTable] @ refresh handler base
26 ldrle rIBASE, [rSELF, #offThread_curHandlerTable] @ refresh handler base
|
| entry.S | 61 mov rSELF, r0 @ set rSELF
63 ldr rIBASE, [rSELF, #offThread_curHandlerTable] @ set rIBASE
68 ldr r0, [rSELF, #offThread_pJitProfTable]
71 str r1, [rSELF, #offThread_inJitCodeCache] @ back to the interp land
76 ldr r2, [rSELF, #offThread_shadowSpace] @ to find out the jit exit state
|
| OP_BREAKPOINT.S | 12 ldr r1, [rSELF, #offThread_mainHandlerTable]
|
| OP_RETURN.S | 11 str r0, [rSELF, #offThread_retval] @ retval.i <- vAA
|
| OP_GOTO_16.S | 13 ldrmi rIBASE, [rSELF, #offThread_curHandlerTable] @ refresh handler base
15 ldr r0, [rSELF, #offThread_pJitProfTable]
|
| OP_MOVE_EXCEPTION.S | 4 ldr r3, [rSELF, #offThread_exception] @ r3<- dvmGetException bypass
9 str r1, [rSELF, #offThread_exception] @ dvmClearException bypass
|
| /dalvik/vm/compiler/template/out/ |
| CompilerTemplateAsm-ia32.S | 27 #define rSELF (%ebp)
84 movl rSELF,%ecx
|
| /dalvik/vm/compiler/template/mips/ |
| TEMPLATE_INVOKE_METHOD_NATIVE.S | 3 lw t9, offThread_interpStackEnd(rSELF) # t9<- interpStackEnd
4 lbu t8, offThread_breakFlags(rSELF) # t8<- breakFlags
33 lw t6, offThread_jniLocal_topCookie(rSELF) # t6<- thread->localRef->...
34 sw a1, offThread_curFrame(rSELF) # self->curFrame = newFp
35 sw zero, offThread_inJitCodeCache(rSELF) # not in the jit code cache
41 add a1, rSELF, offThread_retval # a1<- &retval
42 move a3, rSELF # a3<- self
53 move a1, rSELF
54 # a0=JNIMethod, a1=rSELF
74 move a1, rSELF
[all...] |
