HomeSort by relevance Sort by last modified time
    Searched full:interrupt (Results 101 - 125 of 1255) sorted by null

1 2 3 45 6 7 8 91011>>

  /external/valgrind/main/gdbserver_tests/
mcinfcallWSRU.stdinB.gdb 14 # We will interrupt in a few seconds (be sure all tasks are in Runnable/Yielding state
  /frameworks/base/core/java/android/view/accessibility/
IAccessibilityManager.aidl 46 void interrupt(int userId);
  /libcore/luni/src/main/java/java/io/
InterruptedIOException.java 30 * The number of bytes transferred before the I/O interrupt occurred.
  /libcore/luni/src/main/java/java/util/concurrent/
Semaphore.java 258 * available, or the thread is {@linkplain Thread#interrupt interrupted}.
269 * <li>Some other thread {@linkplain Thread#interrupt interrupts}
276 * <li>is {@linkplain Thread#interrupt interrupted} while waiting
300 * <p>If the current thread is {@linkplain Thread#interrupt interrupted}
304 * occurred. When the thread does return from this method its interrupt
342 * been {@linkplain Thread#interrupt interrupted}.
354 * <li>Some other thread {@linkplain Thread#interrupt interrupts}
364 * <li>is {@linkplain Thread#interrupt interrupted} while waiting
405 * or the thread is {@linkplain Thread#interrupt interrupted}.
418 * <li>Some other thread {@linkplain Thread#interrupt interrupts
    [all...]
CyclicBarrier.java 209 // been interrupted, so this interrupt is deemed to
211 Thread.currentThread().interrupt();
281 * <li>Some other thread {@linkplain Thread#interrupt interrupts}
283 * <li>Some other thread {@linkplain Thread#interrupt interrupts}
292 * <li>is {@linkplain Thread#interrupt interrupted} while waiting
302 * <p>If any thread is {@linkplain Thread#interrupt interrupted} while waiting,
344 * <li>Some other thread {@linkplain Thread#interrupt interrupts}
346 * <li>Some other thread {@linkplain Thread#interrupt interrupts}
355 * <li>is {@linkplain Thread#interrupt interrupted} while waiting
369 * <p>If any thread is {@linkplain Thread#interrupt interrupted} whil
    [all...]
CountDownLatch.java 176 * zero, unless the thread is {@linkplain Thread#interrupt interrupted}.
186 * <li>Some other thread {@linkplain Thread#interrupt interrupts}
193 * <li>is {@linkplain Thread#interrupt interrupted} while waiting,
207 * zero, unless the thread is {@linkplain Thread#interrupt interrupted},
219 * <li>Some other thread {@linkplain Thread#interrupt interrupts}
230 * <li>is {@linkplain Thread#interrupt interrupted} while waiting,
  /libcore/luni/src/main/native/
AsynchronousSocketCloseMonitor.h 36 * To interrupt all threads currently blocked on file descriptor 'fd', call signalBlockedThreads:
  /prebuilts/gcc/linux-x86/host/i686-linux-glibc2.7-4.4.3/sysroot/usr/include/linux/
serio.h 18 * bit masks for use in "interrupt" flags (3rd argument)
cyclades.h 183 __u32 clear_timer0_irq; /* Clear timer interrupt Register */
184 __u32 clear_timer1_irq; /* Clear timer interrupt Register */
185 __u32 clear_timer2_irq; /* Clear timer interrupt Register */
229 __u32 intr_ctrl_stat; /* 68h - Interrupt Control/Status */
312 /* interrupt enabling/status */
366 #define C_CM_INTBACK 0x42 /* Interrupt back */
370 #define C_CM_INTBACK2 0x46 /* Alternate Interrupt back */
374 #define C_CM_ACK_ENBL 0x54 /* enable acknowledged interrupt mode */
411 __u32 intr_enable; /* interrupt masking */
482 /* Host Interrupt Queue *
    [all...]
  /prebuilts/gcc/linux-x86/host/i686-linux-glibc2.7-4.6/sysroot/usr/include/linux/
serio.h 18 * bit masks for use in "interrupt" flags (3rd argument)
cyclades.h 183 __u32 clear_timer0_irq; /* Clear timer interrupt Register */
184 __u32 clear_timer1_irq; /* Clear timer interrupt Register */
185 __u32 clear_timer2_irq; /* Clear timer interrupt Register */
229 __u32 intr_ctrl_stat; /* 68h - Interrupt Control/Status */
312 /* interrupt enabling/status */
366 #define C_CM_INTBACK 0x42 /* Interrupt back */
370 #define C_CM_INTBACK2 0x46 /* Alternate Interrupt back */
374 #define C_CM_ACK_ENBL 0x54 /* enable acknowledged interrupt mode */
411 __u32 intr_enable; /* interrupt masking */
482 /* Host Interrupt Queue *
    [all...]
  /prebuilts/gcc/linux-x86/host/x86_64-linux-glibc2.7-4.6/sysroot/usr/include/linux/
serio.h 18 * bit masks for use in "interrupt" flags (3rd argument)
cyclades.h 183 __u32 clear_timer0_irq; /* Clear timer interrupt Register */
184 __u32 clear_timer1_irq; /* Clear timer interrupt Register */
185 __u32 clear_timer2_irq; /* Clear timer interrupt Register */
229 __u32 intr_ctrl_stat; /* 68h - Interrupt Control/Status */
312 /* interrupt enabling/status */
366 #define C_CM_INTBACK 0x42 /* Interrupt back */
370 #define C_CM_INTBACK2 0x46 /* Alternate Interrupt back */
374 #define C_CM_ACK_ENBL 0x54 /* enable acknowledged interrupt mode */
411 __u32 intr_enable; /* interrupt masking */
482 /* Host Interrupt Queue *
    [all...]
  /prebuilts/ndk/8/platforms/android-14/arch-mips/usr/include/asm/dec/
ecc.h 40 #include <linux/interrupt.h>
  /prebuilts/ndk/8/platforms/android-9/arch-mips/usr/include/asm/dec/
ecc.h 40 #include <linux/interrupt.h>
  /device/google/accessory/arduino/USB_Host_Shield/
Max3421e.cpp 273 /* Configure full-duplex SPI, interrupt pulse */
274 regWr( rPINCTL,( bmFDUPSPI + bmINTLEVEL + bmGPXB )); //Full-duplex SPI, level interrupt, GPX
286 regWr( rHIRQ, bmCONDETIRQ ); //clear connection detect interrupt
287 regWr( rCPUCTL, 0x01 ); //enable interrupt pin
289 /* MAX3421 state change task and interrupt handler */
311 HIRQ = regRd( rHIRQ ); //determine interrupt source
312 //if( HIRQ & bmFRAMEIRQ ) { //->1ms SOF interrupt handler
  /prebuilts/gcc/linux-x86/host/i686-linux-glibc2.7-4.6/sysroot/usr/include/sound/
cs8427.h 59 #define CS8427_INTMASK (3<<1) /* interrupt output pin setup mask */
126 #define CS8427_TSLIP (1<<7) /* AES3 transmitter source data slip interrupt */
127 #define CS8427_OSLIP (1<<6) /* Serial audio output port data slip interrupt */
128 #define CS8427_DETC (1<<2) /* D to E C-buffer transfer interrupt */
129 #define CS8427_EFTC (1<<1) /* E to F C-buffer transfer interrupt */
133 #define CS8427_DETU (1<<3) /* D to E U-buffer transfer interrupt */
134 #define CS8427_EFTU (1<<2) /* E to F U-buffer transfer interrupt */
trident.h 75 OVERRUN_IE = 0x00000400, /* interrupt enable: capture overrun */
76 UNDERRUN_IE = 0x00000800, /* interrupt enable: playback underrun */
77 ENDLP_IE = 0x00001000, /* interrupt enable: end of buffer */
78 MIDLP_IE = 0x00002000, /* interrupt enable: middle buffer */
79 ETOG_IE = 0x00004000, /* interrupt enable: envelope toggling */
80 EDROP_IE = 0x00008000, /* interrupt enable: envelope drop */
332 struct snd_trident_voice *extra; /* extra PCM voice (acts as interrupt generator) */
  /prebuilts/gcc/linux-x86/host/x86_64-linux-glibc2.7-4.6/sysroot/usr/include/sound/
cs8427.h 59 #define CS8427_INTMASK (3<<1) /* interrupt output pin setup mask */
126 #define CS8427_TSLIP (1<<7) /* AES3 transmitter source data slip interrupt */
127 #define CS8427_OSLIP (1<<6) /* Serial audio output port data slip interrupt */
128 #define CS8427_DETC (1<<2) /* D to E C-buffer transfer interrupt */
129 #define CS8427_EFTC (1<<1) /* E to F C-buffer transfer interrupt */
133 #define CS8427_DETU (1<<3) /* D to E U-buffer transfer interrupt */
134 #define CS8427_EFTU (1<<2) /* E to F U-buffer transfer interrupt */
trident.h 75 OVERRUN_IE = 0x00000400, /* interrupt enable: capture overrun */
76 UNDERRUN_IE = 0x00000800, /* interrupt enable: playback underrun */
77 ENDLP_IE = 0x00001000, /* interrupt enable: end of buffer */
78 MIDLP_IE = 0x00002000, /* interrupt enable: middle buffer */
79 ETOG_IE = 0x00004000, /* interrupt enable: envelope toggling */
80 EDROP_IE = 0x00008000, /* interrupt enable: envelope drop */
332 struct snd_trident_voice *extra; /* extra PCM voice (acts as interrupt generator) */
  /external/qemu/hw/
i8259.c 2 * QEMU 8259 interrupt controller emulation
38 uint8_t irr; /* interrupt request register */
39 uint8_t imr; /* interrupt mask register */
40 uint8_t isr; /* interrupt service register */
114 /* return the pic wanted interrupt. return -1 if none */
212 /* acknowledge interrupt 'irq' */
221 /* We don't clear a level sensitive interrupt here */
299 /* deassert a pending interrupt */
320 case 1: /* end of interrupt */
427 /* memory mapped interrupt status *
    [all...]
armv7m_nvic.c 2 * ARM Nested Vectored Interrupt Controller
18 interrupt lines. */
77 /* Trigger the interrupt. */
105 hw_error("Interrupt but no vector\n");
126 case 4: /* Interrupt Control Type. */
143 /* The interrupt in triggered when the timer reaches zero.
189 case 0xd0c: /* Application Interrupt/Reset Control. */
303 case 0xd04: /* Interrupt Control State. */
323 case 0xd0c: /* Application Interrupt/Reset Control. */
  /external/kernel-headers/original/asm-x86/
apicdef_32.h 175 /*0B0*/ struct { /* End Of Interrupt Register */
194 /*0F0*/ struct { /* Spurious Interrupt Vector Register */
212 /*200*/ struct { /* Interrupt Request Register */
250 /*300*/ struct { /* Interrupt Command Register 1 */
264 /*310*/ struct { /* Interrupt Command Register 2 */
  /external/kernel-headers/original/asm-mips/pci/
bridge.h 134 /* Interrupt 0x000100-0x0001FF */
225 /* PCI Interrupt Acknowledge Cycle 0x030000 */
329 #define BRIDGE_INT_STATUS 0x000104 /* Interrupt Status */
330 #define BRIDGE_INT_ENABLE 0x00010C /* Interrupt Enables */
332 #define BRIDGE_INT_MODE 0x00011C /* Interrupt Mode */
333 #define BRIDGE_INT_DEVICE 0x000124 /* Interrupt Device */
369 #define BRIDGE_PCI_IACK 0x00030000 /* PCI Interrupt Ack */
486 /* Bridge interrupt status register bits definition */
551 /* Bridge interrupt enable register bits definition */
579 /* Bridge interrupt reset register bits definition *
    [all...]
  /libcore/luni/src/main/java/java/util/concurrent/locks/
Condition.java 128 * Further, the ability to interrupt the actual suspension of the thread may
143 * to an interrupt over normal method return. This is true even if it can be
144 * shown that the interrupt occurred after another action that may have
154 * {@linkplain Thread#interrupt interrupted}.
165 * <li>Some other thread {@linkplain Thread#interrupt interrupts} the
177 * <li>is {@linkplain Thread#interrupt interrupted} while waiting
194 * <p>An implementation can favor responding to an interrupt over normal
224 * this method, or it is {@linkplain Thread#interrupt interrupted}
253 * <li>Some other thread {@linkplain Thread#interrupt interrupts} the
266 * <li>is {@linkplain Thread#interrupt interrupted} while waitin
    [all...]

Completed in 593 milliseconds

1 2 3 45 6 7 8 91011>>