HomeSort by relevance Sort by last modified time
    Searched full:sext (Results 376 - 400 of 604) sorted by null

<<11121314151617181920>>

  /external/llvm/test/CodeGen/X86/
Atomics-64.ll 718 %15 = sext i8 %14 to i16
728 %24 = sext i8 %23 to i16
738 %33 = sext i8 %32 to i32
745 %39 = sext i8 %38 to i32
752 %45 = sext i8 %44 to i64
759 %51 = sext i8 %50 to i64
766 %57 = sext i8 %56 to i64
773 %63 = sext i8 %62 to i64
802 %89 = sext i8 %88 to i16
814 %100 = sext i8 %99 to i1
    [all...]
loop-strength-reduce6.ll 50 %tmp165169.i.i = sext i32 %tmp165.i144.i to i64 ; <i64> [#uses=0]
pr3317.ll 42 %13 = sext i16 %12 to i32 ; <i32> [#uses=1]
switch-bt.ll 21 %conv = sext i8 %tmp1 to i32 ; <i32> [#uses=1]
avx-shift.ll 133 %c = sext <16 x i8> %b to <16 x i16>
145 %c = sext <8 x i16> %b to <8 x i32>
movmsk.ll 106 %idxprom = sext i32 %0 to i64
119 %idxprom = sext i32 %1 to i64
  /external/llvm/test/Transforms/ADCE/
2002-05-28-Crash.ll 20 %cast112 = sext i32 %size to i64 ; <i64> [#uses=1]
  /external/llvm/test/Transforms/InstCombine/
2012-05-27-Negative-Shift-Crash.ll 54 %storemerge = sext i8 %storemerge.in to i32
cast-set.ll 37 %B = sext i16 %A to i32 ; <i32> [#uses=1]
rem.ll 66 %tmp.3 = sext i32 %tmp.2 to i64
icmp.ll 30 sext i1 %0 to i32 ; <i32>:1 [#uses=1]
40 sext i1 %0 to i32 ; <i32>:1 [#uses=1]
715 %sext = sext i16 %trunc to i32
716 %cmp = icmp slt i32 %sext, 36
725 %sext = sext i8 %trunc to i32
726 %cmp = icmp slt i32 %sext, 36
getelementptr.ll 157 ; CHECK: sext i32 %Idx to i64
238 %sext = trunc i64 %tmp9 to i32 ; <i32> [#uses=1]
239 %tmp27.i = sext i32 %sext to i64 ; <i64> [#uses=1]
456 ; CHECK: = sext i32 %n to i64
  /external/llvm/test/Transforms/LoopVectorize/
2012-10-22-isconsec.ll 19 %2 = sext i32 %stride to i64
increment.ll 54 %idxprom1 = sext i32 %0 to i64
  /external/llvm/test/Transforms/LoopVectorize/X86/
parallel-loops-after-reg2mem.ll 25 %idxprom3 = sext i32 %1 to i64
  /external/llvm/lib/Transforms/InstCombine/
InstCombineSelect.cpp 407 // X = sext x; x >s c ? X : C+1 --> X = sext x; X <s C+1 ? C+1 : X
408 // X = sext x; x <s c ? X : C-1 --> X = sext x; X >s C-1 ? C-1 : X
409 // X = sext x; x >u c ? X : C+1 --> X = sext x; X <u C+1 ? C+1 : X
410 // X = sext x; x <u c ? X : C-1 --> X = sext x; X >u C-1 ? C-1 : X
450 // the sext/zext value may be defined after the ICI instruction uses it.
710 // select C, -1, 0 -> sext C to in
    [all...]
InstCombineAddSub.cpp 852 /// (sext (add LHS, RHS)) === (add (sext LHS), (sext RHS))
910 // If we have ADD(XOR(AND(X, 0xFF), 0x80), 0xF..F80), it's a sext.
911 // If we have ADD(XOR(AND(X, 0xFF), 0xF..F80), 0x80), it's a sext.
927 Value *NewShl = Builder->CreateShl(XorLHS, ShAmt, "sext");
    [all...]
  /external/llvm/test/CodeGen/ARM/
select_xform.ll 210 ; Fold sext i1 into predicated sub
221 %conv = sext i1 %cmp to i32
  /external/llvm/test/CodeGen/Thumb2/
2012-01-13-CBNZBug.ll 57 %conv16.i = sext i8 %3 to i32
60 %conv22.i = sext i8 %.pre.i to i32
  /external/llvm/test/Transforms/SimplifyCFG/
2005-06-16-PHICrash.ll 27 %tmp.12 = sext i8 %tmp.1 to i32 ; <i32> [#uses=1]
30 %tmp.14 = sext i8 %tmp.1 to i32 ; <i32> [#uses=1]
  /external/llvm/test/Transforms/InstSimplify/
compare.ll 233 define i1 @sext(i32 %x) {
234 ; CHECK: @sext
235 %e1 = sext i32 %x to i64
236 %e2 = sext i32 %x to i64
244 %e = sext i1 %x to i32
252 %e = sext i1 1 to i32
  /frameworks/compile/libbcc/lib/Renderscript/runtime/arch/
neon.ll 236 %1 = sext <2 x i8> %v1 to <2 x i32>
237 %2 = sext <2 x i8> %v2 to <2 x i32>
244 %1 = sext <3 x i8> %v1 to <3 x i32>
245 %2 = sext <3 x i8> %v2 to <3 x i32>
255 %1 = sext <4 x i8> %v1 to <4 x i32>
256 %2 = sext <4 x i8> %v2 to <4 x i32>
269 %1 = sext <2 x i16> %v1 to <2 x i32>
270 %2 = sext <2 x i16> %v2 to <2 x i32>
277 %1 = sext <3 x i16> %v1 to <3 x i32>
278 %2 = sext <3 x i16> %v2 to <3 x i32
    [all...]
  /external/llvm/test/DebugInfo/X86/
misched-dbg-value.ll 44 %idxprom = sext i32 %add to i64, !dbg !69
48 %idxprom4 = sext i32 %add3 to i64, !dbg !73
52 %idxprom7 = sext i32 %add6 to i64, !dbg !74
71 %idxprom14 = sext i32 %sub to i64, !dbg !78
78 %idxprom23 = sext i32 %add22 to i64, !dbg !79
  /external/llvm/unittests/Support/
ConstantRangeTest.cpp 201 TEST_F(ConstantRangeTest, SExt) {
210 EXPECT_EQ(SOne, ConstantRange(One.getLower().sext(20),
211 One.getUpper().sext(20)));
212 EXPECT_EQ(SSome, ConstantRange(Some.getLower().sext(20),
213 Some.getUpper().sext(20)));
  /external/llvm/test/Transforms/GVN/
pre-load.ll 215 %tmp = sext i32 %1 to i64
286 %tmp = sext i32 %1 to i64
331 %tmp = sext i32 %0 to i64

Completed in 616 milliseconds

<<11121314151617181920>>