HomeSort by relevance Sort by last modified time
    Searched refs:PCIIOC_BASE (Results 26 - 37 of 37) sorted by null

12

  /prebuilts/ndk/7/platforms/android-9/arch-x86/usr/include/linux/
pci.h 23 #define PCIIOC_BASE ('P' << 24 | 'C' << 16 | 'I' << 8)
24 #define PCIIOC_CONTROLLER (PCIIOC_BASE | 0x00)
25 #define PCIIOC_MMAP_IS_IO (PCIIOC_BASE | 0x01)
26 #define PCIIOC_MMAP_IS_MEM (PCIIOC_BASE | 0x02)
27 #define PCIIOC_WRITE_COMBINE (PCIIOC_BASE | 0x03)
  /prebuilts/ndk/8/platforms/android-14/arch-arm/usr/include/linux/
pci.h 23 #define PCIIOC_BASE ('P' << 24 | 'C' << 16 | 'I' << 8)
24 #define PCIIOC_CONTROLLER (PCIIOC_BASE | 0x00)
25 #define PCIIOC_MMAP_IS_IO (PCIIOC_BASE | 0x01)
26 #define PCIIOC_MMAP_IS_MEM (PCIIOC_BASE | 0x02)
27 #define PCIIOC_WRITE_COMBINE (PCIIOC_BASE | 0x03)
  /prebuilts/ndk/8/platforms/android-14/arch-mips/usr/include/linux/
pci.h 23 #define PCIIOC_BASE ('P' << 24 | 'C' << 16 | 'I' << 8)
24 #define PCIIOC_CONTROLLER (PCIIOC_BASE | 0x00)
25 #define PCIIOC_MMAP_IS_IO (PCIIOC_BASE | 0x01)
26 #define PCIIOC_MMAP_IS_MEM (PCIIOC_BASE | 0x02)
27 #define PCIIOC_WRITE_COMBINE (PCIIOC_BASE | 0x03)
  /prebuilts/ndk/8/platforms/android-14/arch-x86/usr/include/linux/
pci.h 23 #define PCIIOC_BASE ('P' << 24 | 'C' << 16 | 'I' << 8)
24 #define PCIIOC_CONTROLLER (PCIIOC_BASE | 0x00)
25 #define PCIIOC_MMAP_IS_IO (PCIIOC_BASE | 0x01)
26 #define PCIIOC_MMAP_IS_MEM (PCIIOC_BASE | 0x02)
27 #define PCIIOC_WRITE_COMBINE (PCIIOC_BASE | 0x03)
  /prebuilts/ndk/8/platforms/android-3/arch-arm/usr/include/linux/
pci.h 23 #define PCIIOC_BASE ('P' << 24 | 'C' << 16 | 'I' << 8)
24 #define PCIIOC_CONTROLLER (PCIIOC_BASE | 0x00)
25 #define PCIIOC_MMAP_IS_IO (PCIIOC_BASE | 0x01)
26 #define PCIIOC_MMAP_IS_MEM (PCIIOC_BASE | 0x02)
27 #define PCIIOC_WRITE_COMBINE (PCIIOC_BASE | 0x03)
  /prebuilts/ndk/8/platforms/android-4/arch-arm/usr/include/linux/
pci.h 23 #define PCIIOC_BASE ('P' << 24 | 'C' << 16 | 'I' << 8)
24 #define PCIIOC_CONTROLLER (PCIIOC_BASE | 0x00)
25 #define PCIIOC_MMAP_IS_IO (PCIIOC_BASE | 0x01)
26 #define PCIIOC_MMAP_IS_MEM (PCIIOC_BASE | 0x02)
27 #define PCIIOC_WRITE_COMBINE (PCIIOC_BASE | 0x03)
  /prebuilts/ndk/8/platforms/android-5/arch-arm/usr/include/linux/
pci.h 23 #define PCIIOC_BASE ('P' << 24 | 'C' << 16 | 'I' << 8)
24 #define PCIIOC_CONTROLLER (PCIIOC_BASE | 0x00)
25 #define PCIIOC_MMAP_IS_IO (PCIIOC_BASE | 0x01)
26 #define PCIIOC_MMAP_IS_MEM (PCIIOC_BASE | 0x02)
27 #define PCIIOC_WRITE_COMBINE (PCIIOC_BASE | 0x03)
  /prebuilts/ndk/8/platforms/android-8/arch-arm/usr/include/linux/
pci.h 23 #define PCIIOC_BASE ('P' << 24 | 'C' << 16 | 'I' << 8)
24 #define PCIIOC_CONTROLLER (PCIIOC_BASE | 0x00)
25 #define PCIIOC_MMAP_IS_IO (PCIIOC_BASE | 0x01)
26 #define PCIIOC_MMAP_IS_MEM (PCIIOC_BASE | 0x02)
27 #define PCIIOC_WRITE_COMBINE (PCIIOC_BASE | 0x03)
  /prebuilts/ndk/8/platforms/android-9/arch-arm/usr/include/linux/
pci.h 23 #define PCIIOC_BASE ('P' << 24 | 'C' << 16 | 'I' << 8)
24 #define PCIIOC_CONTROLLER (PCIIOC_BASE | 0x00)
25 #define PCIIOC_MMAP_IS_IO (PCIIOC_BASE | 0x01)
26 #define PCIIOC_MMAP_IS_MEM (PCIIOC_BASE | 0x02)
27 #define PCIIOC_WRITE_COMBINE (PCIIOC_BASE | 0x03)
  /prebuilts/ndk/8/platforms/android-9/arch-mips/usr/include/linux/
pci.h 23 #define PCIIOC_BASE ('P' << 24 | 'C' << 16 | 'I' << 8)
24 #define PCIIOC_CONTROLLER (PCIIOC_BASE | 0x00)
25 #define PCIIOC_MMAP_IS_IO (PCIIOC_BASE | 0x01)
26 #define PCIIOC_MMAP_IS_MEM (PCIIOC_BASE | 0x02)
27 #define PCIIOC_WRITE_COMBINE (PCIIOC_BASE | 0x03)
  /prebuilts/ndk/8/platforms/android-9/arch-x86/usr/include/linux/
pci.h 23 #define PCIIOC_BASE ('P' << 24 | 'C' << 16 | 'I' << 8)
24 #define PCIIOC_CONTROLLER (PCIIOC_BASE | 0x00)
25 #define PCIIOC_MMAP_IS_IO (PCIIOC_BASE | 0x01)
26 #define PCIIOC_MMAP_IS_MEM (PCIIOC_BASE | 0x02)
27 #define PCIIOC_WRITE_COMBINE (PCIIOC_BASE | 0x03)
  /external/kernel-headers/original/linux/
pci.h 39 #define PCIIOC_BASE ('P' << 24 | 'C' << 16 | 'I' << 8)
40 #define PCIIOC_CONTROLLER (PCIIOC_BASE | 0x00) /* Get controller for PCI device. */
41 #define PCIIOC_MMAP_IS_IO (PCIIOC_BASE | 0x01) /* Set mmap state to I/O space. */
42 #define PCIIOC_MMAP_IS_MEM (PCIIOC_BASE | 0x02) /* Set mmap state to MEM space. */
43 #define PCIIOC_WRITE_COMBINE (PCIIOC_BASE | 0x03) /* Enable/disable write-combining. */

Completed in 170 milliseconds

12