HomeSort by relevance Sort by last modified time
    Searched full:liveregs (Results 1 - 9 of 9) sorted by null

  /external/llvm/lib/CodeGen/
ExecutionDepsFix.cpp 135 LiveReg *LiveRegs;
175 // LiveRegs manipulations.
249 /// Set LiveRegs[rx] = dv, updating reference counts.
252 assert(LiveRegs && "Must enter basic block first.");
254 if (LiveRegs[rx].Value == dv)
256 if (LiveRegs[rx].Value)
257 release(LiveRegs[rx].Value);
258 LiveRegs[rx].Value = retain(dv);
264 assert(LiveRegs && "Must enter basic block first.");
265 if (!LiveRegs[rx].Value
    [all...]
RegisterPressure.cpp 225 LiveRegs.PhysRegs.clear();
226 LiveRegs.PhysRegs.setUniverse(TRI->getNumRegs());
227 LiveRegs.VirtRegs.clear();
228 LiveRegs.VirtRegs.setUniverse(MRI->getNumVirtRegs());
265 P.LiveInRegs.reserve(LiveRegs.PhysRegs.size() + LiveRegs.VirtRegs.size());
266 P.LiveInRegs.append(LiveRegs.PhysRegs.begin(), LiveRegs.PhysRegs.end());
268 LiveRegs.VirtRegs.begin(), E = LiveRegs.VirtRegs.end(); I != E; ++I
    [all...]
PostRASchedulerList.cpp 124 /// LiveRegs - true if the register is live.
125 BitVector LiveRegs;
200 LiveRegs(TRI->getNumRegs())
419 LiveRegs.reset();
427 LiveRegs.set(Reg);
430 LiveRegs.set(*SubRegs);
444 if (LiveRegs.test(MO.getReg())) {
456 if (LiveRegs.test(*SubRegs)) {
491 LiveRegs.clearBitsNotInMask(MO.getRegMask());
499 LiveRegs.reset(Reg)
    [all...]
  /dalvik/vm/analysis/
VfyBasicBlock.h 35 * "liveRegs" indicates the set of registers that are live at the end of
46 BitVector* liveRegs; /* liveness for each register */
Liveness.cpp 147 assert(workBlock->liveRegs != NULL);
148 dvmCopyBitVector(workBits, workBlock->liveRegs);
151 dumpLiveState(vdata, 0xfffd, workBlock->liveRegs);
183 BitVector* lineBits = vdata->registerLines[curIdx].liveRegs;
185 lineBits = vdata->registerLines[curIdx].liveRegs =
216 pred->changed = dvmCheckMergeBitVectors(pred->liveRegs, workBits);
220 dumpLiveState(vdata, 0xfffa, pred->liveRegs);
251 if (vdata->registerLines[checkIdx].liveRegs == NULL) {
253 "GLITCH: no liveRegs for GC point 0x%04x", checkIdx);
256 } else if (vdata->registerLines[checkIdx].liveRegs != NULL)
    [all...]
CodeVerify.h 131 * If live-precise register maps are enabled, the "liveRegs" vector will
141 BitVector* liveRegs;
VfyBasicBlock.cpp 94 newBlock->liveRegs = dvmAllocBitVector(vdata->insnRegCount, false);
95 if (newBlock->liveRegs == NULL) {
CodeVerify.cpp     [all...]
  /external/llvm/include/llvm/CodeGen/
RegisterPressure.h 195 LiveRegSet LiveRegs;

Completed in 2187 milliseconds