Home | History | Annotate | Download | only in pa

Lines Matching full:fpreg

41 #define fldw(addr, fpreg) \
42 __asm__ volatile ("fldw 0(%0), %%" #fpreg "L" : : "r"(addr) : #fpreg)
43 #define fstw(fpreg, addr) \
44 __asm__ volatile ("fstw %%" #fpreg "L, 0(%0)" : : "r"(addr))
45 #define fldd(addr, fpreg) \
46 __asm__ volatile ("fldd 0(%0), %%" #fpreg : : "r"(addr) : #fpreg)
47 #define fstd(fpreg, addr) \
48 __asm__ volatile ("fstd %%" #fpreg "L, 0(%0)" : : "r"(addr))