/external/llvm/examples/OCaml-Kaleidoscope/Chapter2/ |
token.ml | 9 | Def | Extern
|
/external/llvm/examples/OCaml-Kaleidoscope/Chapter3/ |
token.ml | 9 | Def | Extern
|
/external/llvm/examples/OCaml-Kaleidoscope/Chapter4/ |
token.ml | 9 | Def | Extern
|
/external/llvm/examples/OCaml-Kaleidoscope/Chapter5/ |
token.ml | 9 | Def | Extern
|
/external/llvm/examples/OCaml-Kaleidoscope/Chapter6/ |
token.ml | 9 | Def | Extern
|
/external/llvm/examples/OCaml-Kaleidoscope/Chapter7/ |
token.ml | 9 | Def | Extern
|
/external/llvm/lib/CodeGen/ |
LiveInterval.cpp | 52 VNInfo *LiveInterval::createDeadDef(SlotIndex Def, 54 assert(!Def.isDead() && "Cannot define a value at the dead slot"); 55 iterator I = find(Def); 57 VNInfo *VNI = getNextValue(Def, VNInfoAllocator); 58 ranges.push_back(LiveRange(Def, Def.getDeadSlot(), VNI)); 61 if (SlotIndex::isSameInstr(Def, I->start)) { 62 assert(I->valno->def == I->start && "Inconsistent existing value def"); 69 Def = std::min(Def, I->start) [all...] |
MachineCopyPropagation.cpp | 113 static bool isNopCopy(MachineInstr *CopyMI, unsigned Def, unsigned Src, 116 if (Def == SrcSrc) 118 if (TRI->isSubRegister(SrcSrc, Def)) { 120 unsigned SubIdx = TRI->getSubRegIndex(SrcSrc, Def); 141 DenseMap<unsigned, MachineInstr*> AvailCopyMap; // Def -> available copies map 142 DenseMap<unsigned, MachineInstr*> CopyMap; // Def -> copies map 143 SourceMap SrcMap; // Src -> Def map 151 unsigned Def = MI->getOperand(0).getReg(); 154 if (TargetRegisterInfo::isVirtualRegister(Def) || 162 if (!MRI->isReserved(Def) & [all...] |
PeepholeOptimizer.cpp | 243 // Both will be live out of the def MBB anyway. Don't extend live range of 306 /// of the def of A with source of B. e.g. 307 /// %vreg0<def> = VMOVSR %vreg1 308 /// %vreg3<def> = VMOVRS %vreg0 318 unsigned Def = 0; 328 Def = Reg; 336 assert(Def && Src && "Malformed bitcast instruction!"); 363 if (MRI->getRegClass(SrcSrc) != MRI->getRegClass(Def)) 366 MRI->replaceRegWith(Def, SrcSrc); 458 /// and only if the def and use are in the same BB [all...] |
ExecutionDepsFix.cpp | 119 int Def; 351 LiveRegs[rx].Def = -(1 << 20); 364 LiveRegs[rx].Def = -1; 381 // Use the most recent predecessor def for each register. 382 LiveRegs[rx].Def = std::max(LiveRegs[rx].Def, fi->second[rx].Def); 422 LiveRegs[i].Def -= CurInstr; 451 // Update def-ages for registers defined by MI. 475 unsigned Clearance = CurInstr - LiveRegs[rx].Def; [all...] |
LiveVariables.cpp | 114 assert(MBB != &MF->front() && "Can't find reaching def for virtreg"); 133 assert(MRI->getVRegDef(reg) && "Register use before def!"); 190 /// FindLastPartialDef - Return the last partial def of the specified register. 199 MachineInstr *Def = PhysRegDef[SubReg]; 200 if (!Def) 202 unsigned Dist = DistanceMap[Def]; 205 LastDef = Def; 228 /// HandlePhysRegUse - Turn previous partial def's into read/mod/writes. Add 229 /// implicit defs to a machine instruction if there was an earlier def of its 233 // If there was a previous use or a "full" def all is well [all...] |
SplitKit.cpp | 105 if (!SlotIndex::isEarlierInstr(VNI->def, LSP.second) && VNI->def < MBBEnd) 130 UseSlots.push_back((*I)->def); 132 // Get use slots form the use-def chain. 215 // When not live in, the first use should be a def. 217 assert(LVI->start == LVI->valno->def && "Dangling LiveRange start"); 218 assert(LVI->start == BI.FirstInstr && "First instr should be a def"); 248 // A LiveRange that starts in the middle of the block must be a def. 249 assert(LVI->start == LVI->valno->def && "Dangling LiveRange start"); 391 // Keep it as a simple def without any liveness [all...] |
BranchFolding.cpp | [all...] |
MachineLICM.cpp | 154 unsigned Def; 156 CandidateInfo(MachineInstr *mi, unsigned def, int fi) 157 : MI(mi), Def(def), FI(fi) {} 167 void HoistPostRA(MachineInstr *MI, unsigned Def); 170 /// gather register def and frame object update information. 197 /// HasHighOperandLatency - Compute operand latency between a def of 'Reg' 402 /// gather register def and frame object update information. 410 unsigned Def = 0; 451 // Non-dead implicit def? This cannot be hoisted [all...] |
/external/llvm/lib/Analysis/ |
MemDepPrinter.cpp | 30 Def, 68 return InstTypePair(dep.getInst(), Def); 92 = {"Clobber", "Def", "NonFuncLocal", "Unknown"};
|
/external/clang/lib/Lex/ |
PreprocessingRecord.cpp | 323 MacroDefinition *Def) { 324 MacroDefinitions[Macro] = Def; 379 else if (MacroDefinition *Def = findMacroDefinition(MI)) 381 new (*this) MacroExpansion(Def, Range)); 419 MacroDefinition *Def 421 addPreprocessedEntity(Def); 422 MacroDefinitions[MI] = Def;
|
PPMacroExpansion.cpp | 214 MacroDirective::DefInfo Def = MD->getDefinition(); 215 assert(Def.isValid()); 216 MacroInfo *MI = Def.getMacroInfo(); 293 if (Def.getDirective()->isAmbiguous()) { 298 for (MacroDirective::DefInfo PrevDef = Def.getPreviousDefinition(); [all...] |
Preprocessor.cpp | 314 Def = I->second->findDirectiveAtLoc(Loc, SourceMgr); 315 if (!Def) 317 if (!MacroDefinitionEquals(Def.getMacroInfo(), Tokens)) 319 SourceLocation Location = Def.getLocation();
|
/external/llvm/lib/Target/SystemZ/ |
SystemZElimCompare.cpp | 40 : Def(false), Use(false), IndirectDef(false), IndirectUse(false) {} 43 Def |= Other.Def; 50 operator bool() const { return Def || Use; } 54 bool Def; 152 Ref.Def = true; 348 (!CCRefs.Def && adjustCCMasksForInstr(MI, Compare, CCUsers))) { 354 if (SrcRefs.Def) 357 if (CCRefs.Use && CCRefs.Def) 451 if (CCRefs.Def) { [all...] |
/external/llvm/include/llvm/Analysis/ |
MemoryDependenceAnalysis.h | 57 /// Def - This is a dependence on the specified instruction which 65 /// that the def may not be the same type as the query, the pointers 70 /// 3. Dependence queries on calls return Def only when they are 74 Def, 106 assert(Inst && "Def requires inst"); 107 return MemDepResult(PairTy(Inst, Def)); 132 bool isDef() const { return Value.getInt() == Def; }
|
/external/llvm/lib/TableGen/ |
TGLexer.h | 46 Bit, Bits, Class, Code, Dag, Def, Foreach, Defm, Field, In, Int, Let, List,
|
/external/llvm/lib/Target/ARM/ |
A15SDOptimizer.cpp | 210 MachineInstr *Def = Op->getParent(); 214 if (DeadInstr.find(Def) != DeadInstr.end()) 221 for (unsigned int j = 0; j < Def->getNumOperands(); ++j) { 222 MachineOperand &MODef = Def->getOperand(j); 234 if (&*II == Def) 245 DEBUG(dbgs() << "Deleting instruction " << *Def << "\n"); 246 DeadInstr.insert(Def); 315 MachineInstr *Def = MRI->getVRegDef(OpReg); 316 if (!Def) 318 if (Def->isImplicitDef() [all...] |
/external/clang/lib/CodeGen/ |
CGVTables.cpp | 146 const FunctionDecl *Def = 0; 147 if (MD->hasBody(Def) && Def->isOutOfLine()) 749 const FunctionDecl *def = 0; local 750 if (keyFunction->hasBody(def)) 751 keyFunction = cast<CXXMethodDecl>(def); 759 if (!def && CodeGenOpts.OptimizationLevel) [all...] |
/external/llvm/utils/TableGen/ |
DAGISelMatcherGen.cpp | 593 Record *Def = DI->getDef(); 594 if (Def->isSubClassOf("Register")) { 596 CGP.getTargetInfo().getRegBank().getReg(Def); 602 if (Def->getName() == "zero_reg") { 610 if (Def->isSubClassOf("RegisterOperand")) 611 Def = Def->getValueAsDef("RegClass"); 612 if (Def->isSubClassOf("RegisterClass")) { 613 std::string Value = getQualifiedName(Def) + "RegClassID"; 620 if (Def->isSubClassOf("SubRegIndex")) [all...] |
/external/clang/lib/AST/ |
DeclObjC.cpp | 73 if (const ObjCProtocolDecl *Def = Proto->getDefinition()) 74 if (Def->isHidden() && !AllowHidden) 168 if (const ObjCProtocolDecl *Def = Proto->getDefinition()) 169 if (Def->isHidden()) 198 if (const ObjCProtocolDecl *Def = Proto->getDefinition()) 199 if (Def->isHidden()) [all...] |