| /external/llvm/lib/Target/AArch64/ |
| AArch64SelectionDAGInfo.cpp | 21 Subtarget(&TM.getSubtarget<AArch64Subtarget>()) {
|
| AArch64SelectionDAGInfo.h | 24 const AArch64Subtarget *Subtarget;
|
| AArch64AsmPrinter.h | 29 /// Subtarget - Keep a pointer to the AArch64Subtarget around so that we can
31 const AArch64Subtarget *Subtarget;
40 Subtarget = &TM.getSubtarget<AArch64Subtarget>();
|
| AArch64TargetMachine.h | 28 AArch64Subtarget Subtarget;
57 const AArch64Subtarget *getSubtargetImpl() const { return &Subtarget; }
|
| /external/llvm/lib/Target/Mips/MCTargetDesc/ |
| MipsELFStreamer.cpp | 30 MipsELFStreamer::emitELFHeaderFlagsCG(const MipsSubtarget &Subtarget) {
43 if (Subtarget.inMips16Mode())
49 if (Subtarget.hasMips64r2())
51 else if (Subtarget.hasMips64())
53 else if (Subtarget.hasMips32r2())
58 if (Subtarget.inMicroMipsMode())
62 if (Subtarget.isABI_O32())
66 Reloc::Model RM = Subtarget.getRelocationModel();
79 MipsELFStreamer::emitMipsSTOCG(const MipsSubtarget &Subtarget,
|
| MipsELFStreamer.h | 28 void emitELFHeaderFlagsCG(const MipsSubtarget &Subtarget);
29 void emitMipsSTOCG(const MipsSubtarget &Subtarget,
|
| /external/llvm/lib/Target/Mips/ |
| Mips16HardFloat.h | 34 TM(TM_), Subtarget(TM.getSubtarget<MipsSubtarget>()) {
47 const MipsSubtarget &Subtarget;
|
| MipsModuleISelDAGToDAG.h | 1 //===---- MipsModuleISelDAGToDAG.h - Change Subtarget --------===//
10 // This file defines a pass used to change the subtarget for the
41 TM(TM_), Subtarget(TM.getSubtarget<MipsSubtarget>()) {}
58 const MipsSubtarget &Subtarget;
|
| MipsModuleISelDAGToDAG.cpp | 2 // Instruction Selector Subtarget Control
6 // This file defines a pass used to change the subtarget for the
21 const_cast<MipsSubtarget&>(Subtarget).resetSubtarget(&MF);
|
| MipsSERegisterInfo.h | 25 MipsSERegisterInfo(const MipsSubtarget &Subtarget);
|
| MipsTargetObjectFile.cpp | 42 const MipsSubtarget &Subtarget = TM.getSubtarget<MipsSubtarget>();
43 if (Subtarget.isABI_N64() || Subtarget.isABI_N32())
78 const MipsSubtarget &Subtarget = TM.getSubtarget<MipsSubtarget>();
81 if (!Subtarget.useSmallSection())
|
| MipsRegisterInfo.cpp | 46 : MipsGenRegisterInfo(Mips::RA), Subtarget(ST) {}
79 if (Subtarget.isSingleFloat())
81 else if (!Subtarget.hasMips64())
83 else if (Subtarget.isABI_N32())
86 assert(Subtarget.isABI_N64());
92 if (Subtarget.isSingleFloat())
94 else if (!Subtarget.hasMips64())
96 else if (Subtarget.isABI_N32())
99 assert(Subtarget.isABI_N64());
126 if (Subtarget.hasMips64())
[all...] |
| MipsTargetMachine.cpp | 61 Subtarget(TT, CPU, FS, isLittle, RM, this),
63 (Subtarget.isABI_N64() ?
67 (Subtarget.isABI_N64() ?
72 FrameLowering(MipsFrameLowering::create(*this, Subtarget)),
74 InstrItins(Subtarget.getInstrItineraryData()), JITInfo() {
85 FrameLowering.reset(MipsFrameLowering::create(*this, Subtarget));
103 FrameLowering.reset(MipsFrameLowering::create(*this, Subtarget));
179 if (Subtarget.allowMixed16_32()) {
196 const MipsSubtarget &Subtarget = TM.getSubtarget<MipsSubtarget>();
199 if (Subtarget.hasStandardEncoding() |
[all...] |
| MipsRegisterInfo.h | 29 const MipsSubtarget &Subtarget;
32 MipsRegisterInfo(const MipsSubtarget &Subtarget);
|
| /external/llvm/lib/Target/X86/ |
| X86TargetMachine.cpp | 85 Subtarget(TT, CPU, FS, Options.StackAlignmentOverride, is64Bit),
86 FrameLowering(*this, Subtarget),
87 InstrItins(Subtarget.getInstrItineraryData()){
91 Subtarget.setPICStyle(PICStyles::None);
92 } else if (Subtarget.is64Bit()) {
94 Subtarget.setPICStyle(PICStyles::RIPRel);
95 } else if (Subtarget.isTargetCygMing()) {
96 Subtarget.setPICStyle(PICStyles::None);
97 } else if (Subtarget.isTargetDarwin()) {
99 Subtarget.setPICStyle(PICStyles::StubPIC)
[all...] |
| /external/llvm/lib/Target/ARM/ |
| ARMTargetMachine.cpp | 51 Subtarget(TT, CPU, FS, Options),
53 InstrItins(Subtarget.getInstrItineraryData()) {
76 InstrInfo(Subtarget),
77 DL(Subtarget.isAPCS_ABI() ?
80 Subtarget.isAAPCS_ABI() ?
87 FrameLowering(Subtarget) {
89 if (!Subtarget.hasARMOps())
90 report_fatal_error("CPU: '" + Subtarget.getCPUString() + "' does not "
102 InstrInfo(Subtarget.hasThumb2()
103 ? ((ARMBaseInstrInfo*)new Thumb2InstrInfo(Subtarget))
[all...] |
| /external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/ |
| AMDGPUTargetMachine.h | 31 AMDGPUSubtarget Subtarget;
54 virtual const AMDGPUSubtarget *getSubtargetImpl() const {return &Subtarget; }
|
| /external/llvm/lib/Target/Hexagon/ |
| HexagonTargetMachine.h | 31 HexagonSubtarget Subtarget;
48 return &Subtarget;
|
| /external/llvm/lib/Target/MSP430/ |
| MSP430TargetMachine.cpp | 35 Subtarget(TT, CPU, FS),
39 FrameLowering(Subtarget) {
|
| MSP430TargetMachine.h | 33 MSP430Subtarget Subtarget;
51 virtual const MSP430Subtarget *getSubtargetImpl() const { return &Subtarget; }
|
| /external/llvm/lib/Target/R600/ |
| AMDGPUTargetMachine.h | 30 AMDGPUSubtarget Subtarget;
52 virtual const AMDGPUSubtarget *getSubtargetImpl() const { return &Subtarget; }
|
| /external/llvm/lib/Target/SystemZ/ |
| SystemZAsmPrinter.h | 26 const SystemZSubtarget *Subtarget;
31 Subtarget = &TM.getSubtarget<SystemZSubtarget>();
|
| SystemZTargetMachine.h | 31 SystemZSubtarget Subtarget;
52 return &Subtarget;
|
| /external/llvm/lib/Target/XCore/ |
| XCoreTargetMachine.cpp | 29 Subtarget(TT, CPU, FS),
33 FrameLowering(Subtarget),
|
| XCoreTargetMachine.h | 28 XCoreSubtarget Subtarget;
44 virtual const XCoreSubtarget *getSubtargetImpl() const { return &Subtarget; }
|
