HomeSort by relevance Sort by last modified time
    Searched refs:instructions (Results 151 - 175 of 535) sorted by null

1 2 3 4 5 67 8 91011>>

  /external/llvm/test/MC/Mips/
micromips-loadstore-instructions.s 3 # for load and store instructions.
5 # Load and Store Instructions
micromips-shift-instructions.s 3 # for shift instructions.
5 # Shift Instructions
mips-memory-instructions.s 5 # Memory store instructions
23 # Memory load instructions
  /external/mesa3d/src/glsl/
lower_output_reads.cpp 153 lower_output_reads(exec_list *instructions)
156 visit_list_elements(&v, instructions);
lower_vec_index_to_swizzle.cpp 168 do_vec_index_to_swizzle(exec_list *instructions)
172 v.run(instructions);
ir_hierarchical_visitor.h 141 * Utility function to process a linked list of instructions with a visitor
143 void run(struct exec_list *instructions);
  /external/mesa3d/src/mesa/drivers/dri/i965/
brw_lower_texture_gradients.cpp 148 brw_lower_texture_gradients(struct exec_list *instructions)
152 visit_list_elements(&v, instructions);
  /external/oprofile/events/mips/r12000/
events 5 event:0x1 counters:0,1,2,3 um:zero minimum:500 name:DECODED_INSTRUCTIONS : Decoded instructions
19 event:0xf counters:0,1,2,3 um:zero minimum:500 name:INSTRUCTIONS_GRADUATED : Instructions graduated
20 event:0x10 counters:0,1,2,3 um:zero minimum:500 name:PREFETCH_INSTRUCTIONS_EXECUTED : Executed prefetch instructions
21 event:0x11 counters:0,1,2,3 um:zero minimum:500 name:PREFETCH_MISSES_IN_DCACHE : Primary data cache misses by prefetch instructions
25 event:0x15 counters:0,1,2,3 um:zero minimum:500 name:GRADUATED_FP_INSTRUCTIONS : Graduated floating point instructions
  /external/valgrind/main/exp-bbv/tests/amd64-linux/
clone_test.S 1 # count for ~1 million instructions thread 1
2 # count for ~2 million instructions thread 2
fldcw_check.S 18 # these are instructions with similar encodings to fldcw
  /external/valgrind/main/exp-bbv/tests/x86-linux/
clone_test.S 1 # count for ~1 million instructions thread 1
2 # count for ~2 million instructions thread 2
  /external/oprofile/events/i386/nehalem/
events 14 event:0xc0 counters:0,1,2,3 um:inst_retired minimum:6000 name:INST_RETIRED : number of instructions retired
15 event:0xc4 counters:0,1,2,3 um:br_inst_retired minimum:500 name:BR_INST_RETIRED : number of branch instructions retired
26 event:0x0B counters:0,1,2,3 um:mem_inst_retired minimum:6000 name:MEM_INST_RETIRED : Counts the number of instructions with an architecturally-visible load/store retired on the architected path.
29 event:0x0F counters:0,1,2,3 um:mem_uncore_retired minimum:6000 name:MEM_UNCORE_RETIRED : Counts number of memory load instructions retired where the memory reference hit modified data in another core
34 event:0x17 counters:0,1,2,3 um:one minimum:6000 name:INST_QUEUE_WRITES : Counts the number of instructions written into the instruction queue every cycle.
35 event:0x18 counters:0,1,2,3 um:inst_decoded minimum:6000 name:INST_DECODED : Counts number of instructions that require decoder 0 to be decoded. Usually, this means that the instruction maps to more than 1 uop
38 event:0x1E counters:0,1,2,3 um:one minimum:6000 name:INST_QUEUE_WRITE_CYCLES : This event counts the number of cycles during which instructions are written to the instruction queue. Dividing this counter by the number of instructions written to the instruction queue (INST_QUEUE_WRITES) yields the average number of instructions decoded each cycle. If this number is less than four and the pipe stalls, this indicates that the decoder is failing to decode enough instructions per cycle to sustain the 4-wide pipeline
    [all...]
  /external/chromium_org/chrome/browser/resources/chromeos/
keyboard_overlay.js 391 var instructions = $('instructions');
393 instructions.style.visibility = 'visible';
395 instructions.style.visibility = 'hidden';
531 var instructions = document.createElement('div');
532 instructions.id = 'instructions';
533 instructions.className = 'keyboard-overlay-instructions';
534 instructions.style.left = ((BASE_INSTRUCTIONS.left - BASE_KEYBOARD.left)
    [all...]
  /external/chromium_org/third_party/mesa/src/src/glsl/
ir_hierarchical_visitor.h 141 * Utility function to process a linked list of instructions with a visitor
143 void run(struct exec_list *instructions);
opt_constant_propagation.cpp 114 void handle_if_block(exec_list *instructions);
221 * block. Any instructions at global scope will be shuffled into
309 ir_constant_propagation_visitor::handle_if_block(exec_list *instructions)
325 visit_list_elements(this, instructions);
462 do_constant_propagation(exec_list *instructions)
466 visit_list_elements(&v, instructions);
opt_copy_propagation_elements.cpp 39 * This should reduce the number of MOV instructions in the generated
120 void handle_if_block(exec_list *instructions);
146 * block. Any instructions at global scope will be shuffled into
316 ir_copy_propagation_elements_visitor::handle_if_block(exec_list *instructions)
332 visit_list_elements(this, instructions);
488 do_copy_propagation_elements(exec_list *instructions)
492 visit_list_elements(&v, instructions);
  /external/llvm/test/MC/ARM/AlignedBundling/
group-bundle-arm.s 5 # instructions should not be inserted. However, for bundle-locked groups
  /external/llvm/test/MC/ARM/
arm-thumb-trustzone.s 7 @ Check that the assembler processes SMC instructions when TrustZone support is
arm-trustzone.s 7 @ Check that the assembler processes SMC instructions when TrustZone support is
  /external/llvm/test/MC/PowerPC/
ppc64-encoding-bookII.s 21 # Synchronization instructions
74 # Time base instructions
  /external/llvm/test/MC/X86/AlignedBundling/
pad-align-to-bundle-end.s 10 # Each of these callq instructions is 5 bytes long
single-inst-bundling.s 4 # Test simple NOP insertion for single instructions.
  /external/oprofile/events/i386/atom/
events 7 event:0xc0 counters:0,1 um:one minimum:6000 name:INST_RETIRED : number of instructions retired
10 event:0xc4 counters:0,1 um:br_inst_retired minimum:500 name:BR_INST_RETIRED : number of branch instructions retired
15 event:0x07 counters:0,1 um:simd_prefetch minimum:6000 name:PREFETCH : Streaming SIMD Extensions (SSE) Prefetch instructions executed
64 event:0xAA counters:0,1 um:macro_insts minimum:6000 name:MACRO_INSTS : instructions decoded
71 event:0xC7 counters:0,1 um:simd_inst_retired minimum:6000 name:SIMD_INST_RETIRED : Retired Streaming SIMD Extensions (SSE) instructions
73 event:0xCA counters:0,1 um:simd_comp_inst_retired minimum:6000 name:SIMD_COMP_INST_RETIRED : Retired computational Streaming SIMD Extensions (SSE) instructions.
76 event:0xCE counters:0,1 um:zero minimum:6000 name:SIMD_INSTR_RETIRED : SIMD Instructions retired
77 event:0xCF counters:0,1 um:zero minimum:6000 name:SIMD_SAT_INSTR_RETIRED : Saturated arithmetic instructions retired
78 event:0xE0 counters:0,1 um:zero minimum:6000 name:BR_INST_DECODED : Branch instructions decoded
  /external/valgrind/main/exp-bbv/tests/x86/
fldcw_check.S 20 # these are instructions with similar encodings to fldcw
million.S 4 # count for 1 million instructions

Completed in 398 milliseconds

1 2 3 4 5 67 8 91011>>