HomeSort by relevance Sort by last modified time
    Searched full:dtemp0 (Results 1 - 2 of 2) sorted by null

  /frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/m4p2/src/
omxVCM4P2_PredictReconCoefIntra_s.s 129 dtemp0 DN D6.S16 define
240 VLD1 {dtemp0,dtemp1},[pSrcDst] ;//Loading pSrcDst[i] : i=0 to 7
250 VST1 {dtemp0,dtemp1},[pSrcDst] ;//storing back the updated values
251 VST1 {dtemp0,dtemp1},[pPredBufRow] ;//storing back the updated row prediction values
276 VLD4 {dtemp0,dtemp1,dtemp2,dtemp3},[pSrcDst] ;// Loading coefficients Interleaving by 4
283 VUZP dtemp0,dtemp4 ;// Interleaving by 8
284 VADD dtemp0,dtemp0,dtempPred0 ;// Adding tempPred to coeffs
285 VQSHL dtemp0,dtemp0,#4 ;// Clip to [-2048,2047
    [all...]
  /frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/m4p10/src/
armVCM4P10_InterpolateLuma_HalfHor4x4_unsafe_s.s 66 dTemp0 DN 8.S16
103 VMLA dRes0, dTemp0, dCoeff20 ;// Acc += 20*(c+d)
105 VMUL dTemp0, dTemp2, dCoeff5 ;// TeRi
114 VSUB dRes0, dRes0, dTemp0 ;// TeRi
122 VMLA dRes2, dTemp0, dCoeff20 ;// Acc += 20*(c+d)
124 VMUL dTemp0, dTemp2, dCoeff5 ;// TeRi
133 VSUB dRes2, dRes2, dTemp0 ;// TeRi
140 VMLA dRes4, dTemp0, dCoeff20 ;// Acc += 20*(c+d)
142 VMUL dTemp0, dTemp2, dCoeff5 ;// Acc -= 5*(b+e) TeRi
152 VSUB dRes4, dRes4, dTemp0 ;// TeR
    [all...]

Completed in 303 milliseconds