Home | History | Annotate | Download | only in arm

Lines Matching refs:RegShiftValue

224   if ((instr->RegShiftValue() == 0) && (shift == LSL) && (shift_amount == 0)) {
228   if (instr->RegShiftValue() == 0) {