Home | History | Annotate | Download | only in CodeGen

Lines Matching full:outs

1124                          SmallVectorImpl<ISD::OutputArg> &Outs,
1165       Outs.push_back(ISD::OutputArg(Flags, PartVT, /*isFixed=*/true, 0, 0));